

FQPF1N50 **500V N-Channel MOSFET**

General Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply, power factor correction, electronic lamp ballast based on half bridge.

Features

- 0.9A, 500V, R_{DS(on)} = 9.0Ω @V_{GS} = 10 V
 Low gate charge (typical 4.0 nC)
- Low Crss (typical 3.0 pF)
- Fast switching
- · 100% avalanche tested
- · Improved dv/dt capability





Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQFP1N50	Units
V _{DSS}	Drain-Source Voltage		500	V
I _D	Drain Current - Continuous (T _C = 25°C)		0.9	A
	- Continuous (T _C = 100°C)		0.57	A
I _{DM}	Drain Current - Pulsed	(Note 1)	3.6	A
V _{GSS}	Gate-Source Voltage		± 30	V
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	80	mJ
I _{AR}	Avalanche Current	(Note 1)	0.9	A
E _{AR}	Repetitive Avalanche Energy	(Note 1)	1.6	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5	V/ns
PD	Power Dissipation (T _C = 25°C)		16	W
	- Derate above 25°C		0.13	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C
TL	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{ extsf{ heta}JC}$	Thermal Resistance, Junction-to-Case		7.81	°C/W
$R_{ extsf{ heta}JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

©2000 Fairchild Semiconductor International

April 2000



Off Characteristics BV _{DSS} Drain-Source Breakdown Voltage $V_{GS} = 0$ V, $I_D = 250 \ \mu$ A, Referenced to 25° C 0.5 ABV_{DSS} Breakdown Voltage Temperature Coefficient $I_D = 250 \ \mu$ A, Referenced to 25° C 0.5 I_{DSS} Zero Gate Voltage Drain Current $V_{DS} = 500 \ V, V_{GS} = 0 \ V$ 10 I_{GSSF} Gate-Body Leakage Current, Forward $V_{GS} = 30 \ V, V_{DS} = 0 \ V$ 100 I_{GSSR} Gate-Body Leakage Current, Reverse $V_{GS} = -30 \ V, V_{DS} = 0 \ V$ 100 I_{GSSR} Gate Threshold Voltage $V_{DS} = -250 \ \mu$ A 3.0 5.0 P_{S} Forward Transconductance $V_{DS} = 50 \ V, I_D = 0.45 \ A$ 6.8 9.0 g_{FS} Forward Transconductance $V_{DS} = 250 \ V, V_{GS} = 0 \ V,$ 115 150 O_{Coss} Output Capacitance $f = 1.0 \ MHz$ 3.0 4.0 Switching Characteristics Inum-On Rise Time	Units
$ \begin{array}{c c c c c c c c c } BV_{DS} & Drain-Source Breakdown Voltage & V_{GS} = 0 V, I_D = 250 \ \mu\text{A} & 500 & & & \\ \hline \Delta BV_{DSS} & Breakdown Voltage Temperature & I_D = 250 \ \mu\text{A}, Referenced to 25°C & & 0.5 & & \\ \hline I_D = 250 \ \mu\text{A}, Referenced to 25°C & & 0.5 & & \\ \hline I_D = 250 \ \mu\text{A}, Referenced to 25°C & & & 1 & \\ \hline V_{DS} = 400 \ V, T_C = 125°C & & & 10 & \\ \hline I_{DSSR} & Gate-Body Leakage Current, Forward & V_{GS} = 30 \ V, V_{DS} = 0 \ V & & & 100 \\ \hline I_{GSSR} & Gate-Body Leakage Current, Reverse & V_{GS} = -30 \ V, V_{DS} = 0 \ V & & & & -100 \\ \hline On Characteristics & & & & & & & & & & & & & & & & & & &$	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	V
	V/°C
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	μA
	μA
	nA
On Characteristics $V_{GS}(th)$ Gate Threshold Voltage $V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$ 3.0 5.0 $R_{DS}(on)$ Static Drain-Source On-Resistance $V_{GS} = 10 \ V, I_D = 0.45 \ A$ 6.8 9.0 g_{FS} Forward Transconductance $V_{DS} = 50 \ V, I_D = 0.45 \ A$ (Note 4) 0.95 Dynamic Characteristics C_{iss} Input Capacitance $V_{DS} = 25 \ V, V_{GS} = 0 \ V,$ $f = 1.0 \ MHz$ 115 150 $$ 20 30 C_{rss} Reverse Transfer Capacitance $V_{DS} = 25 \ V, V_{GS} = 0 \ V,$ 	nA
Uncharacteristics VGS(th) Gate Threshold Voltage $V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$ 3.0 5.0 RDS(on) Static Drain-Source On-Resistance $V_{GS} = 10 \ V, I_D = 0.45 \ A$ 6.8 9.0 grs Forward Transconductance $V_{DS} = 50 \ V, I_D = 0.45 \ A$ (Note 4) 0.95 Dynamic Characteristics VDS $V_{DS} = 50 \ V, I_D = 0.45 \ A$ (Note 4) 0.95 Dynamic Characteristics VDS $V_{DS} = 25 \ V, V_{GS} = 0 \ V, I_D = 0.45 \ A$ (Note 4) 0.95 Dynamic Characteristics VDS $V_{DS} = 25 \ V, V_{GS} = 0 \ V, I_D = 1.4 \ A, I_D = 0.45 \ A = 0.0 \$	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	V
g_{FS} Forward Transconductance $V_{DS} = 50 \text{ V}, I_D = 0.45 \text{ A}$ (Note 4) 0.95 Dynamic Characteristics C_{iss} Input Capacitance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$ 115 150 C_{oss} Output Capacitance $f = 1.0 \text{ MHz}$ 20 30 C_{rss} Reverse Transfer Capacitance $r = 1.0 \text{ MHz}$ $r = 20$ 30 Switching Characteristics $t_{d(on)}$ Turn-On Delay Time $V_{DD} = 250 \text{ V}, I_D = 1.4 \text{ A}, R_G = 25 \Omega$ $r = 5$ 20 $t_{d(off)}$ Turn-Off Delay Time $V_{DS} = 400 \text{ V}, I_D = 1.4 \text{ A}, R_G = 25 \Omega$ $r = 20$ 50 Q_g Total Gate Charge $V_{DS} = 400 \text{ V}, I_D = 1.4 \text{ A}, V_{GS} = 10 \text{ V}$ $r = 4.0$ 5.5 Q_{gd} Gate-Drain Charge $V_{DS} = 400 \text{ V}, I_D = 1.4 \text{ A}, V_{GS} = 10 \text{ V}$ $r = 1.1 \text{ I}$ Q_{gd} Gate-Drain Charge $V_{DS} = 400 \text{ V}, I_D = 1.4 \text{ A}, V_{GS} = 10 \text{ V}$ $r = 1.1 \text{ I}$ Q_{gd} Gate-Drain Charge $V_{DS} = 400 \text{ V}, I_D = 1.4 \text{ A}, V_{GS} = 10 \text{ V}$ $r = 1.1 \text{ I}$ Q_{gd} Gate-Drain Charge $r = 2.2 \text{ I}$ $r = 1.1 \text{ I}$ $Prain-Source Diode Characteristics and Maximum Ratingsr = 2.2 \text{ I}$	Ω
Dynamic Characteristics C_{iss} Input Capacitance $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ 115150 C_{oss} Output Capacitancef = 1.0 MHz2030 C_{rss} Reverse Transfer Capacitancef = 1.0 MHz3.04.0Switching Characteristics $t_{d(on)}$ Turn-On Delay Time $V_{DD} = 250 \text{ V}, \text{ I}_D = 1.4 \text{ A},$ 520 t_r Turn-On Rise Time $R_G = 25 \Omega$ 2050 $t_{d(off)}$ Turn-Off Delay Time $V_{DS} = 400 \text{ V}, \text{ I}_D = 1.4 \text{ A},$ 825 Q_g Total Gate Charge $V_{DS} = 400 \text{ V}, \text{ I}_D = 1.4 \text{ A},$ 4.05.5 Q_{gd} Gate-Drain Charge $V_{GS} = 10 \text{ V}$ 1.1(Note 4, 5)2.2	S
C_{oss} Output Capacitancef = 1.0 MHz2030 C_{rss} Reverse Transfer Capacitance3.04.0Switching Characteristics $t_{d(on)}$ Turn-On Delay Time $V_{DD} = 250 V, I_D = 1.4 A, R_G = 25 \Omega$ 520 t_r Turn-On Rise Time $R_G = 25 \Omega$ 825 $t_{d(off)}$ Turn-Off Fall Time $V_{DS} = 400 V, I_D = 1.4 A, R_G = 25 \Omega$ 825 Q_g Total Gate Charge $V_{DS} = 400 V, I_D = 1.4 A, V_{GS} = 10 V$ 4.05.5 Q_{gd} Gate-Drain Charge $V_{DS} = 10 V$ 1.1Drain-Source Diode Characteristics and Maximum Ratings2.2	pF
C_{rss} Reverse Transfer Capacitance3.04.0Switching Characteristics $t_{d(on)}$ Turn-On Delay Time $V_{DD} = 250 \text{ V}, I_D = 1.4 \text{ A},$ 520 t_r Turn-On Rise Time $R_G = 25 \Omega$ 2560 $t_{d(off)}$ Turn-Off Delay Time $(Note 4, 5)$ 825 t_f Turn-Off Fall Time $V_{DS} = 400 \text{ V}, I_D = 1.4 \text{ A},$ 825 Q_g Total Gate Charge $V_{DS} = 400 \text{ V}, I_D = 1.4 \text{ A},$ 4.05.5 Q_{gs} Gate-Source Charge $V_{GS} = 10 \text{ V}$ 1.1 Q_{gd} Gate-Drain Charge(Note 4, 5)2.2Drain-Source Diode Characteristics and Maximum Ratings	pF
Switching Characteristics $t_{d(on)}$ Turn-On Delay Time $V_{DD} = 250 \text{ V}, \text{ I}_D = 1.4 \text{ A},$ $$ 5 20 t_r Turn-On Rise Time $R_G = 25 \Omega$ $$ 25 60 $t_{d(off)}$ Turn-Off Delay Time $(Note 4, 5)$ $$ 8 25 t_f Turn-Off Fall Time $(Note 4, 5)$ $$ 8 25 Q_g Total Gate Charge $V_{DS} = 400 \text{ V}, \text{ I}_D = 1.4 \text{ A},$ $$ 4.0 5.5 Q_{gs} Gate-Source Charge $V_{GS} = 10 \text{ V}$ $$ 1.1 $$ Q_{gd} Gate-Drain Charge $(Note 4, 5)$ $$ 2.2 $$ Drain-Source Diode Characteristics and Maximum Ratings	pF
t_d(on)Turn-On Delay Time $V_{DD} = 250 \text{ V}, \text{ I}_D = 1.4 \text{ A},$ 520trTurn-On Rise Time $R_G = 25 \Omega$ $R_G = 25 \Omega$ 2560t_d(off)Turn-Off Delay Time $R_G = 25 \Omega$ $R_G = 25 \Omega$ 825trTurn-Off Fall Time $Note 4, 5$ 2050 Q_g Total Gate Charge $V_{DS} = 400 \text{ V}, \text{ I}_D = 1.4 \text{ A},$ 4.05.5 Q_{gs} Gate-Source Charge $V_{GS} = 10 \text{ V}$ 1.1 Q_{gd} Gate-Drain Charge $Note 4, 5$ 2.2Drain-Source Diode Characteristics and Maximum Ratings	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	ns
Turn-Off Delay Time $R_G = 25 \Omega$ 825 $t_{d(off)}$ Turn-Off Fall Time $(Note 4, 5)$ 2050 Q_g Total Gate Charge $V_{DS} = 400 V, I_D = 1.4 A, V_{GS} = 10 V$ 4.05.5 Q_{gd} Gate-Drain Charge $V_{GS} = 10 V$ 1.1Drain-Source Diode Characteristics and Maximum Ratings	ns
Image: Section of the section of th	ns
Q_g Total Gate Charge $V_{DS} = 400 \text{ V}, I_D = 1.4 \text{ A},$ 4.05.5 Q_{gs} Gate-Source Charge $V_{GS} = 10 \text{ V}$ $$ 1.1 Q_{gd} Gate-Drain Charge $$ 2.2Drain-Source Diode Characteristics and Maximum Ratings	ns
Qgs Gate-Source Charge VGS HOUS HOU	nC
Q _{gd} Gate-Drain Charge Constraint (Note 4, 5) 2.2 Drain-Source Diode Characteristics and Maximum Ratings	nC
Drain-Source Diode Characteristics and Maximum Ratings	nC
Drain-Source Diode Characteristics and Maximum Ratings	1
IS Maximum Continuous Drain-Source Diode Forward Current 0.9	A
ISM Maximum Pulsed Drain-Source Diode Forward Current 3.6	A

 V_{GS} = 0 V, I_S = 1.4 A,

 dI_F / dt = 100 A/µs

(Note 4)

170

0.4

--

ns

μC

 Q_{rr}

t_{rr}

Notes: 1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 178mH, I_{AS} = 0.9A, V_{DD} = 50V, R_G = 25 Ω , Starting T_J = 25°C 3. I_{SD} = 1.4A, di/dt ≤ 200A/µs, V_{DD} ≤ BV_{DSS}, Starting T_J = 25°C 4. Pulse Test : Pulse width ≤ 300µs, Duty cycle ≤ 2% 5. Essentially independent of operating temperature

Reverse Recovery Time

Reverse Recovery Charge

Rev. A, April 2000

FQPF1N50



Typical Characteristics V 15 10 8.0 7.0 6.5 6.0 5.5 V Тор 10[°] 10 I_D, Drain Qurrent [A] l₀, Drain Qurrent [A] 150°C 25°C -55°C [≫] Notes : 1.250µs Pu 2.T_c = 25℃ ※ Notes : 1. V_{DS} = 50V 2. 250µ s Pulse Test 10 10 10 10[°] 10¹ 4 6 8 V_{GS} Gate-Source Voltage [V] V_{DS}, Drain-Source Voltage [V] Figure 1. On-Region Characteristics Figure 2. Transfer Characteristics 24 20 $R_{\text{DS}(m)} ~ [\Omega], \\ \text{Drain-Source On-Resistance}$ 10 V_{GS} = 10V I_{DR}, Reverse Drain Current [A] 16 20\ 12 10 150 . * Notes : 1. V_{GS} = 0V 2. 250µ s Pulse Test ₩ Note : T_J = 25°C 10^{°2} – 0.2 0.0 0.5 1.0 1.5 2.0 2.5 3.0 0.4 0.6 0.8 1.0 1.2 I_D, Drain Current [A] V_{SD}, Source-Drain voltage [V] Figure 3. On-Resistance Variation vs. Figure 4. Body Diode Forward Voltage Drain Current and Gate Voltage Variation vs. Source Current and Temperature 200 12 $C_{qs} + C_{qd} (C_{ds} = C_{qs} + C_{qd})$ V_{DS} = 100V 10 V_ne = 250V 150 V_{DS} = 400V V_{GS}, Gate-Source Voltage [V] Capacitance [pF] C ₩ Notes : 1. V_{GS} = 0 V 2. f = 1 MHz 50 [™] Note : l_D = 1.4 A 0 L 2 3 10⁰ 10¹ Q_c, Total Gate Charge [nC] V_{DS}, Drain-Source Voltage [V] Figure 5. Capacitance Characteristics Figure 6. Gate Charge Characteristics





©2000 Fairchild Semiconductor International

Rev. A, April 2000



FQPF1N50



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx[™] Bottomless[™] CoolFET[™] CROSSVOLT[™] E^2 CMOS[™] FACT[™] FACT Quiet Series[™] FAST[®] FAST[®] FASTr[™] GTO[™] HiSeC[™] ISOPLANAR[™] MICROWIRE[™] POP[™] PowerTrench[®] QFET[™] QS[™] Quiet Series[™] SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET[™] TinyLogic[™] UHC[™] VCX[™]

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.