SCBS218D - JUNE 1992 - REVISED OCTOBER 2000

SN54ABT16825 ... WD PACKAGE

- Members of Texas Instruments' Widebus™ Family
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD 17**
- Typical V_{OLP} (Output Ground Bounce) <1 V at V_{CC} = 5 V, T_A = 25° C
- **High-Impedance State During Power Up** and Power Down
- Distributed V_{CC} and GND Pins Minimize **High-Speed Switching Noise**
- Flow-Through Architecture Optimizes PCB Layout
- High-Drive Outputs (-32-mA IOH, 64-mA IOL) •

description

The 'ABT16825 devices are 18-bit buffers and line drivers designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters. These devices can be used as two 9-bit buffers or one 18-bit buffer. They provide true data.

The 3-state control gate is a 2-input AND gate with active-low inputs so that, if either output-enable (OE1 or OE2) input is high, all nine affected outputs are in the high-impedance state.

When V_{CC} is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

SN74ABT1	6825	. DL	PACKAGE
	(TOP VI	EW)	
			h .
10E1	1	56	10E2
1Y1 [2	55	1A1
1Y2 [3	54	1A2
GND	4	53	GND
1Y3 [1 -	52	1A3
1Y4 [1 ×	51	1A4
V _{CC}		50	V _{CC}
1Y5 [8	49	1A5
1Y6 [9	48	1A6
1Y7 [10	47] 1A7
GND [11	46] GND
1Y8 [12	45] 1A8
1Y9 [13	44] 1A9
GND [14	43] GND
GND [15	42] GND
2Y1 [16	41] 2A1
2Y2 [17	40] 2A2
GND [18	39] GND
2Y3 [19	38] 2A3
2Y4 [20	37] 2A4
2Y5 [21	36	2A5
V _{CC} [22	35] v _{cc}
2Y6 [23	34] 2A6
2Y7 [24	33	2A7
GND [25	32	GND
2Y8 [26	31	2A8
2Y9 [27	30	2A9
20E1	28	29	20E2
			•

ORDERING INFORMATION

TA	РАСКА	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	SSOP – DL	Tube	SN74ABT16825DL	ABT16825
	330F - DL	Tape and reel	SN74ABT16825DLR	ADT 10025
–55°C to 125°C	CFP-WD	Tube	SNJ54ABT16825WD	SNJ54ABT16825WD

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all narameters



SN54ABT16825, SN74ABT16825 18-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS SCBS218D – JUNE 1992 – REVISED OCTOBER 2000

FUNCTION TABLE (each 9-bit section)


	(eacil 3-	DIL SECL	
	INPUTS	OUTPUT	
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	н
Н	Х	Х	Z
Х	Н	Х	Z

logic symbol[†]

10E1	1	&			
10E2	56		EN1		
20E1	28	&	{		
	29	α	EN2		
2OE2					
1A1	55		I 1 ⊽	2	1Y1
1A2	54		IV	3	1Y2
	52			5	
1A3	51			6	1Y3
1A4	49			8	1Y4
1A5	48			9	1Y5
1A6	47			10	1Y6
1A7	45			12	1Y7
1A8	44			13	1Y8
1A9	41			16	1Y9
2A1	40		2 ▽	17	2Y1
2A2	38			19	2Y2
2A3	37			20	2Y3
2A4	36			20	2Y4
2A5	34			21	2Y5
2A6					2Y6
2A7	33			24	2Y7
2A8	31			26	2Y8
2A9	30			27	2Y9

 † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)





SCBS218D – JUNE 1992 – REVISED OCTOBER 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			SN54ABT	16825	SN74AB1	16825	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0	Vcc	0	VCC	V
ЮН	High-level output current		Q	-24		-32	mA
IOL	Low-level output current		(C)	48		64	mA
Δt/Δv	Input transition rise or fall rate	Control pins	la c	4		4	ns/V
		Data pins	5	10		10	115/ V
Δt/ΔV _{CC}	Power-up ramp rate		200		200		μs/V
ТА	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS218D - JUNE 1992 - REVISED OCTOBER 2000

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

,		TEOLO		т	A = 25°C	;	SN54AB	Г16825	SN74AB1	16825	UNIT
r	PARAMETER	TESTC	ONDITIONS	MIN	TYP [†]	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		V _{CC} = 4.5 V,	lı = –18 mA			-1.2		-1.2		-1.2	V
		V _{CC} = 4.5 V,	I _{OH} = -3 mA	2.5			2.5		2.5		
Vон		V _{CC} = 5 V,	I _{OH} = -3 mA	3			3		3		v
۷ОН		V _{CC} = 4.5 V	I _{OH} = -24 mA	2			2				v
		VCC = 4.5 V	I _{OH} = -32 mA	2*					2		
VOL		V _{CC} = 4.5 V	I _{OL} = 48 mA			0.55		0.55			V
VOL		VCC = 4.3 V	I _{OL} = 64 mA			0.55*				0.55	v
V _{hys}					100						mV
lj		$V_{CC} = 0$ to 5.5 $V_I = V_{CC}$ or G				±1		±1		±1	μA
IOZPU		$V_{CC} = 0 \text{ to } 2.1$ $V_{O} = 0.5 \text{ V to } 2$	V, 2.7 V, OE = X			±50		±50		±50	μA
IOZPD		$V_{CC} = 2.1 \text{ V to}$ $V_{O} = 0.5 \text{ V to}$	0 0, 2.7 V, OE = X			±50	0,70	±50		±50	μΑ
IOZH		$V_{CC} = 2.1 \text{ V} \text{ to}$ $V_O = 2.7 \text{ V}, \overline{\text{OE}}$				10	PODU	10		10	μA
IOZL		$V_{CC} = 2.1 \text{ V}_{CC}$ $V_{O} = 0.5 \text{ V}, \overline{OE}$	5.5 V, ≥ 2 V			-10	Q	-10		-10	μA
loff		$V_{CC} = 0,$	VI or VO \leq 4.5 V			±100				±100	μΑ
ICEX	Outputs high	V _{CC} = 5.5 V,	V _O = 5.5 V			50		50		50	μΑ
lo‡		$V_{CC} = 5.5 V,$	$V_{O} = 2.5 V$	-50	-100	-180	-50	-180	-50	-180	mA
	Outputs high		0			2		2		2	
ICC	Outputs low	$V_{CC} = 5.5 V, I_{C}$				32		32		32	mA
	Outputs disabled					2		2		2	
∆ICC§		$V_{CC} = 5.5 V, C$ Other inputs at	Dne input at 3.4 V, V _{CC} or GND			1.5		1.5		1.5	mA
Ci		V _I = 2.5 V or 0	.5 V		3						pF
Co		$V_{O} = 2.5 \text{ V or } 0$	0.5 V		7.5						pF

* On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 V$.

* Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT16825		SN74ABT16825		UNIT
		(001101)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	А	×	1	1.9	3.6	1	4.1	1	3.9	ns
^t PHL	A	т	1	2.1	3.9	1	4.7	1	4.4	115
^t PZH	OE	V	1	2.8	5.5	1/	6.4	1	6.1	-
^t PZL	OE	Ť	1	2.8	5.4	37)	6.3	1	6	ns
^t PHZ	OE	V	2.4	4.5	6.8	2.4	7.1	2.4	6.9	-
^t PLZ	UE	Ý	1.6	3.7	6.2	2 1.6	7.6	1.6	6.6	ns

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SCBS218D – JUNE 1992 – REVISED OCTOBER 2000



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
- C. All input pulses are supplied by generators having the following characteristics: PRR \le 10 MHz, 2O = 50 Ω, t_f \le 2.5 ns, t_f \le 2.5 ns
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ABT16825DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16825	Samples
SN74ABT16825DLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ABT16825	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGE MATERIALS INFORMATION


Texas Instruments


www.ti.com

Pin1 Quadrant

Q1

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	•
SN74ABT16825DLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	



www.ti.com

PACKAGE MATERIALS INFORMATION

5-Jan-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT16825DLR	SSOP	DL	56	1000	367.0	367.0	55.0



www.ti.com

5-Jan-2022

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ABT16825DL	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated