

MOSFET – Dual N-Channel, POWERTRENCH®

40 V, 7 A, 20 m Ω

FDMC8032L

General Description

This device includes two 40 V N-Channel MOSFETs in a dual Power 33 (3 mm x 3 mm MLP) package. The package is enhanced for exceptional thermal performance.

Features

- Max $r_{DS(on)} = 20 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 7 \text{ A}$
- Max $r_{DS(on)} = 27 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 6 \text{ A}$
- Low Inductance Packaging Shortens Rise/Fall Times
- Lower Switching Losses
- 100% Rg Tested
- This Device is Pb-Free and is RoHS Compliant


Applications


- Battery Protection
- Load Switching
- Point of Load

MOSFET MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Symbol	Parameter	Ratings	Units	
VDS	Drain to Source Voltage	40	٧	
Vgs	Gate to Source Voltage	±20	V	
I_D	Drain Current		20	Α
	- Continuous $T_C = 25^{\circ}C$ - Continuous $T_A = 25^{\circ}C$	(Note 1a)	7	
	- Pulsed	(Note 4)	50	
Eas	Single Pulse Avalanche Energy	(Note 3)	13	mJ
Pn	Power Dissipation $T_C = 25^{\circ}C$		12	W
. 0	Power Dissipation $T_A = 25^{\circ}C$	(Note 1a)	1.9	
TJ, TSTG	Operating and Storage Junction T	emperature	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.





Power 33

WDFN8 3x3, 0.65P CASE 511DG

MARKING DIAGRAM

\$Y&Z&2&K FDMC 8032L

 \$Y
 = onsemi Logo

 &Z
 = Assembly Plant Code

 &2
 = Numeric Date Code

 &K
 = Lot Code

 FDMC8032L
 = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet

THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case	9.7	°C/W
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient (Note 1a)	65	

PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMC8032L	FDMC8032L	Power 33	13"	12 mm	3000 Units

Parameter	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
OFF CHARA	ACTERISTICS					1
BVDSS	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	40			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C		23		mV/°C
IDSS	Zero Gate Voltage Drain Current	V _{DS} = 32 V, V _{GS} = 0 V			1	μΑ
IGSS	Gate to Source Leakage Current, Forward	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
ON CHARA	CTERISTICS				•	
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	1.0	1.8	3.0	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C		-5		mV/°C
r _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 7 A		16	20	mΩ
		V _{GS} = 4.5 V, I _D = 6 A		21	27	
		V _{GS} = 10 V, I _D = 7 A, T _J = 125°C		23	29	1
9FS	Forward Transconductance	V _{DD} = 5 V, I _D = 7 A		27		S
DYNAMIC C	HARACTERISTICS					
C _{iss}	Input Capacitance	V _{DS} = 20 V, V _{GS} = 0 V		513	720	pF
C _{oss}	Output Capacitance	f = 1 MHz		137	195	pF
C _{rss}	Reverse Transfer Capacitance]		9.3	15	pF
R_g	Gate Resistance	f = 1 MHz	0.1	2.6	3.6	Ω
SWITCHING	CHARACTERISTICS					
t _{d(on)}	Turn-On Delay Time	$V_{DD} = 20 \text{ V}, I_D = 7 \text{ A}$		5.5	11	ns
t _r	Rise Time	$V_{GS} = 10 \text{ V},$ $R_{GEN} = 6 \Omega$		1.2	10	ns
t _{d(off)}	Turn-Off Delay Time]		13	24	ns
t _f	Fall Time]		1.3	10	ns
Q _{g(TOT)}	Total Gate Charge	V _{GS} = 0 V to 10 V		7.6	11	nC
	Total Gate Charge	V _{GS} = 0 V to 4.5 V		3.6	5.1	nC
Q _{gs}	Gate to Source Charge	V _{DD} = 20 V		1.5		nC
Q _{gd}	Gate to Drain "Miller" Charge	$I_D = 7 A$		1.0		nC


ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted) (continued)

Parameter	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
DRAIN-SOU	DRAIN-SOURCE DIODE CHARACTERISTICS					
V _{SD}	Source to Drain Diode Forward Voltage	V _{GS} = 0 V, I _S = 7 A (Note 2)		0.85	1.3	V
		V _{GS} = 0 V, I _S = 1.4 A (Note 2)		0.75	1.2	
t _{rr}	Reverse Recovery Time	I _F = 7 A, di/dt = 100 A/μs		16	29	ns
Q _{rr}	Reverse Recovery Charge			3.9	10	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

NOTES:

1. $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



- 2. Pulse Test: Pulse Width < 300 μ s, Duty cycle < 2.0%.
- 3. E_{AS} of 13 mJ is based on starting T_J = 25°C, L = 3 mH, I_{AS} = 3 A, V_{DD} = 40 V, V_{GS} = 10 V. 100% tested at L = 0.1 mH, I_{AS} = 11 A. 4. Pulse Id refers to Figure.11 Forward Bias Safe Operation Area.

TYPICAL CHARACTERISTICS

DRAIN TO SOURCE ON-RESISTANCE

NORMALIZED




Figure 1. On-Region Characteristics




Figure 2. Normalized On–Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

TYPICAL CHARACTERISTICS (continued)




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability





Figure 11. Forward Bias Safe Operating Area



V_{DS}, DRAIN TO SOURCE VOLTAGE (V)

Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (continued)






Figure 13. Transient Thermal Response Curve


POWERTRENCH is a registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.


WDFN8 3x3, 0.65P CASE 511DG ISSUE A

DATE 12 FEB 2019









For additional information on our Pb-Free strategy and soldering details, please download the IIN Semiconductor Soldering and Mounting Techniques Reference Manual, SILLDERRY.D.

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 APPLIES TO PLATED TERMINALS AND IS MEASURED BETWEEN 0.15 AND 0.30MM FROM THE TERMINAL TIP.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS			
DIM	MIN.	N□M.	MAX.	
Α	0.70	0.75	0.80	
A1	0.00		0.05	
A3	ı	0.20 REF	-	
Ø	0.30	0.35	0.40	
b2	1.65 REF			
D	2.90	3.00	3.10	
D2	2.45	2.50	2.55	
E	2.90	3.00	3.10	
E2	1.40	1.50	1.60	
e		0.65 BSC	,	
K	0.25			
К2	0.35 REF			
L	0.27	0.32	0.37	
L2	0.163 REF			

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code A = Assembly Location

Y = Year WW = Work Week ■ = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON13623G	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN8 3x3, 0.65P		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales