



Order

Now





bq25505

SLUSBJ3F-AUGUST 2013-REVISED MARCH 2019

# bg25505 ultra low-power boost charger with battery management and autonomous power multiplexer for primary battery in energy harvester applications


#### 1 **Features**

Texas

INSTRUMENTS

- Ultra Low-Power With High-Efficiency DC-DC **Boost Charger** 
  - Cold-Start Voltage: V<sub>IN</sub> ≥ 600 mV
  - Continuous Energy Harvesting From Input Sources as Low as 100 mV
  - Ultra-Low Quiescent Current of 325 nA
  - Input Voltage Regulation Prevents Collapsing High-Impedance Input Sources
  - Ship Mode With < 5 nA From Battery</li>
- **Energy Storage** 
  - Energy can be Stored to Rechargeable Li-Ion Batteries, Thin-Film Batteries, Super-Capacitors, or Conventional Capacitors
- Battery Charging and Protection
  - Internally Set Undervoltage Level
  - User-Programmable Overvoltage Level
- Battery-Good Output Flag
  - Programmable Threshold and Hysteresis
  - Warn Attached Microcontrollers of Pending Loss of Power
  - Can be Used to Enable or Disable System Loads
- Programmable Maximum Power Point Tracking (MPPT)
  - Integrated MPPT for Optimal Energy Extraction From a Variety of Energy Harvesters
- Gate Drivers for Primary (Nonrechargeable) and Secondary (Rechargeable) Storage Element Multiplexing
  - Autonomous Switching Based on VBAT OK
  - Break-Before-Make Prevents System Rail Droop

#### Simplified Schematic



# 2 Applications

- **Energy Harvesting**
- Solar Chargers
- Thermal Electric Generator (TEG) Harvesting
- Wireless Sensor Networks (WSN)
- Industrial Monitoring
- **Environmental Monitoring**
- Bridge and Structural Health Monitoring (SHM)
- Smart Building Controls
- Portable and Wearable Health Devices
- Entertainment System Remote Controls

# 3 Description

The bq25505 device is specifically designed to efficiently extract the microwatts (µW) to miliwatts (mW) of power generated from a variety of DC energy harvesting, high-impedance sources like photovoltaic (solar) or thermal electric generators (TEGs) without collapsing those sources. The batterymanagement features of the bq25505 ensure that a secondary rechargeable battery is not overcharged by this extracted power, with voltage boosted, nor depleted beyond safe limits by a system load. The integrated multiplexer gate drivers autonomously switch the system load to a primary nonrechargeable battery if the secondary battery voltage falls below the user-defined VBAT\_OK threshold.

### Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
bq25505	VQFN (20)	3.50 mm x 3.50 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### 100 90 80 70 I<sub>IN</sub> = 100 μA Efficiency (%) 60 50 40 30 20 VSTOR = 2.0 VSTOR = 3.0 \ 10 VSTOR = 5.5 V 0 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2 2.2 2.4 2.6 2.8 3 Input Voltage (V)

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

# Charger Efficiency

STRUMENTS

EXAS

Application and Implementation ...... 19

10.1 Layout Guidelines ..... 29 10.2 Layout Example ...... 30 10.3 Thermal Considerations ...... 30 

Documentation Support ...... 31

11.6 Electrostatic Discharge Caution ...... 31 11.7 Glossary ...... 31

Mechanical, Packaging, and Orderable

Receiving Notification of Documentation Updates 31

Trademarks ...... 31

Application Information..... 19 8.2 Typical Applications ..... 21 Power Supply Recommendations ...... 29

# **Table of Contents**

8

9

11

12

8.1

11.2

11.3

11.4

11.5

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4		ision History 2
5	Pin	Configuration and Functions5
6	Spe	cifications
	6.1	Absolute Maximum Ratings 6
	6.2	ESD Ratings 6
	6.3	Recommended Operating Conditions 6
	6.4	Thermal Information 7
	6.5	Electrical Characteristics7
	6.6	Typical Characteristics 9
7	Deta	ailed Description 11
	7.1	Overview 11
	7.2	Functional Block Diagram 12
	7.3	Feature Description 12
	7.4	Device Functional Modes 15

#### 4 **Revision History**

Cł	nanges from Revision E (December 2018) to Revision F	Page
•	Changed From: "330 mV typical," To: "600 mV typical," in the second paragraph of the Overview section	11
•	Changed Figure 12	14
•	Changed From: "VIN(CS) = 330 mV typical." To: "VIN(CS) = 600 mV typical." in the last paragraph of the <i>Cold-Start Operation</i> section	

#### Changes from Revision D (February 2015) to Revision E

- Changed Feature From: Cold-Start Voltage: VIN ≥ 330 mV (Typical) To: Cold-Start Voltage: VIN ≥ 600 mV (Typical) ..... 1
- Changed the RGT Package appearance ......5 Increased V<sub>IN(CS)</sub> From: TYP = 330 mV and MAX = 450 mV To: TYP = 600 mV and MAX = 700 mV in *Electrical*

#### Changes from Revision C (December 2014) to Revision D

#### Page

•	Moved the Storage temperature From: ESD Ratings to: Absolute Maximum Ratings <sup>(1)</sup>	. 6
•	Changed the Handling Ratings to ESD Ratings	. 6
•	Added clarification to PIN(CS) test condition in <i>Electrical Characteristics</i> table	. 7
•	Changed CBYP = 0.1 µF To: CBYP = 0.01 µF in <i>Detailed Design Procedure</i>	22
•	Changed CBYP = 0.1 µF To: CBYP = 0.01 µF in <i>Detailed Design Procedure</i>	25
•	Added sentence in <i>Detailed Design Procedure</i> : "The rectifier diodes are Panasonic DB3X316F0L."	25
•	Deleted the diode part numbers from Figure 34	27
•	Changed CBYP = 0.1 µF To: CBYP = 0.01 µF in <i>Detailed Design Procedure</i>	27
•	Added text to Detailed Design Procedure, "The rectifier diodes are Panasonic DB3X316F0L"	27
•	Changed Figure 40	30

Page



Cł	nanges from Revision B (January 2014) to Revision C	Page
•	Added Handling Rating table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Changed the two paragraphs in the Detailed Design Procedure	25

4

# Changes from Revision A (September 2013) to Revision B

•	Changed <i>Featur</i> e: Continuous Energy Harvesting From Input Sources as low as 120 mV To: Continuous Energy Harvesting From Input Sources as low as 100 mV	. 1
•	Changed Peak Input Power in the Absolute Maximum Ratings table From: MAX = 400 mW To: MAX = 510 mW	
•	Changed VIN(DC) in the Recommended Operating Conditions table From: $MIN = 0.12 V MAX = 4 V To: MIN = 0.1 V MAX = 5.1 V$ .	. 6
•	Changed VINDC in the <i>Electrical Characteristics</i> table From: MIN = 120 MAX = 4000 mV To: MIN = 100 mV MAX = 5100 mV	. 7
•	Changed PIN in the <i>Electrical Characteristics</i> table From: MAX = 400 mW To: MAX = 510 mW	. 7
•	Added VDELTA, VBAT_OV - VIN(DC to the <i>Electrical Characteristics</i> table	. 8
•	Changed VRDIV to VIN_DC	12
•	Changed "Refer to SLUC41 for a design example" To: "Refer to SLUC463 for a design example" in the Energy Harvester Selection section	
•	Changed "Refer to SLUC41 for a design example" To: "Refer to SLUC463 for a design example" in the Storage Element Selection section	20

Changed from Product Preview to Production Data......1

**EXAS** 


NSTRUMENTS

www.ti.com

#### Page



# 5 Pin Configuration and Functions



#### **Pin Functions**

PIN		I/O	DESCRIPTION		
NO.	NAME	1/0	DESCRIPTION		
5	EN	Input	Active low digital programming input for enabling/disabling the IC. Connect to GND to enable the IC.		
20	LBOOST	Input	Inductor connection for the boost charger switching node. Connect a 22-µH inductor between this pin and pin 2 (VIN_DC).		
6	NC	Input	Connect to VSS via the IC's PowerPad™.		
16	NC	Input	Connect to ground using the IC's PowerPad.		
17	NC	Input	Connect to ground using the IC's PowerPad.		
11	OK_HYST	Input	Connect to the mid-point of external resistor divider between VRDIV and GND for setting the VBAT_OK hysteresis threshold. If not used, connect this pin to GND.		
12	OK_PROG	Input	Connect to the mid-point of external resistor divider between VRDIV and GND for setting the VBAT_OK threshold. If not used, connect this pin to GND.		
13	VBAT_OK	Output	Digital output for battery good indicator. Internally referenced to the VSTOR voltage. Leave floating if not used.		
7	VBAT_OV		Connect to the mid-point of external resistor divider between VRDIV and GND for setting the VSTOR = VBAT_SEC overvoltage threshold.		
14	VBAT_PRI	Input	Primary (nonrechargeable) energy storage element HiZ sense input. Leave floating if not used.		
18	VBAT_SEC	I/O	Connect a secondary (rechargeable) storage element with at least 100 $\mu$ F of equivalent capacitance to this pin.		
10	VB_PRI_ON	Output	Active low push-pull driver for the primary (nonrechargeable) energy storage PMOS FET. Leave floating if not used.		
9	VB_SEC_ON	Output	Active low push-pull driver for the secondary (rechargeable) energy storage PMOS FET. Leave floating if not used.		
2	VIN_DC	Input	DC voltage input from energy harvesters. Connect at least a 4.7-µF capacitor as close as possible between this pin and pin 1.		
3	VOC_SAMP	Input	Sampling pin for MPPT network. Connect to VSTOR to sample at 80% of input soure open circuit voltage. Connect to GND for 50% or connect to the mid-point of external resistor divider between VIN_DC and GND.		
4	VREF_SAMP	Input	Connect a 0.01-µF low-leakage capacitor from this pin to GND to store the voltage to which VIN_DC will be regulated. This voltage is provided by the MPPT sample circuit.		
8	VRDIV	Output	Connect high side of resistor divider networks to this biasing voltage.		
1	VSS	Input	General ground connection for the device		
15	VSS	Supply	Signal ground connection for the device.		
19	VSTOR	Output	Connection for the output of the boost charger, which is typically connected to the system load. Connect at least a 4.7-µF capacitor in parallel with a 0.1-µF capacitor as close as possible to between this pin and pin 1 (VSS).		

# 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input voltage	VIN_DC, VOC_SAMP, VREF_SAMP, VBAT_OV, VB_PRI_ON, VB_SEC_ON, VBAT_PRI, VBAT_SEC, VRDIV, OK_HYST, OK_PROG, VBAT_OK, VSTOR, LBST <sup>(2)</sup>	-0.3	5.5	V
Peak Input Power, PIN_PK			510	mW
Operating junction temperature range, T <sub>J</sub>		-40	125	°C
Storage tem	perature, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to  $V_{SS}$ /ground terminal.

# 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(FOD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V	
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

(1) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
VIN(DC)	DC input voltage into VIN_DC <sup>(1)</sup>	0.1		5.1	V
VBAT_SEC, VBAT_PRI	Battery voltage range <sup>(2)</sup>	2		5.5	V
CIN	Input capacitance	4.7			μF
CSTOR	Storage capacitance	4.7			μF
CBAT	Battery pin capacitance or equivalent battery capacity	100			μF
CREF	Sampled reference storage capacitance	9	10	11	nF
$R_{OC1} + R_{OC2}$	Total resistance for setting for MPPT reference.	18	20	22	MΩ
R <sub>OK 1</sub> + R <sub>OK 2</sub> + R <sub>OK3</sub>	Total resistance for setting the VBAT_OK threshold voltage.	11	13	15	MΩ
$R_{OV1} + R_{OV2}$	Total resistance for setting VBAT_OV threshold voltage.	11	13	15	MΩ
L1	Input inductance	22			μH
TJ	Operating junction temperature	-40		105	°C

(1) Maximum input power  $\leq$  400 mW. Cold start has been completed

(2) VBAT\_OV setting must be higher than VIN\_DC

# 6.4 Thermal Information

		bq25505	
	THERMAL METRIC <sup>(1)</sup>	RGR	UNIT
		20 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	34.6	
$\theta_{\text{JCtop}}$	Junction-to-case (top) thermal resistance	49.0	
$\theta_{JB}$	Junction-to-board thermal resistance	12.5	°C/W
ΨJT	Junction-to-top characterization parameter	0.5	C/ VV
ΨЈВ	Junction-to-board characterization parameter	12.6	
$\theta_{\text{JCbot}}$	Junction-to-case (bottom) thermal resistance	1.0	

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

# 6.5 Electrical Characteristics

Over recommended temperature range, typical values are at  $T_A = 25$ °C. Unless otherwise noted, specifications apply for conditions of VSTOR = 4.2 V. External components,  $C_{IN} = 4.7 \ \mu\text{F}$ , L1 = 22  $\mu\text{H}$ , CSTOR= 4.7  $\mu\text{F}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BOOST CHARGER		· · · · · · · · · · · · · · · · · · ·				
V <sub>IN(DC)</sub>	DC input voltage into VIN_DC	Cold-start completed	100		5100	mV
I <sub>CHG(CBC_LIM)</sub>	Cycle-by-cycle current limit of charger	0.5V < V <sub>IN</sub> < 4.0 V; VSTOR = 4.2 V		230	285	mA
P <sub>IN</sub>	Input power range for normal charging	VBAT_OV > VSTOR > VSTOR_CHGEN	0.005		510	mW
V <sub>IN(CS)</sub>	Minimum input voltage for cold start circuit to start charging VSTOR	$\label{eq:VBAT_SEC < VBAT_UV; VSTOR = 0 V;} \\ 0^{\circ}C < T_A < 85^{\circ}C \\ \end{array}$		600	700	mV
V <sub>STOR_CHGEN</sub>	Voltage on VSTOR when cold start operation ends and normal charger operation commences		1.6	1.73	1.9	V
P <sub>IN(CS</sub> )	Minimum cold-start input power for VSTOR to reach VSTOR <sub>(CHGEN)</sub> and allow normal charging to commence	$\label{eq:VSTOR} \begin{array}{l} VSTOR < VSTOR_{(CHGEN)} \text{and VIN}_DC \\ clamped to VIN(CS) \ by \ cold \ start \ circuit; \\ VBAT \ with \ 100 \  \muF \ ceramic \ capacitor \end{array}$		15		μW
tbat_hot_plug	Time for which switch between VSTOR and VBAT_SEC closes when battery is hot plugged into VBAT_SEC	Battery resistance = 300 $\Omega$ , Battery voltage = 3.3V		50		ms
QUIESCENT and L	EAKAGE CURRENTS					
	EN = GND - Full operating mode	$\label{eq:VIN_DC} \begin{array}{l} VIN\_DC = 0V;  VSTOR = 2.1V; \\ T_J = 25^\circC \end{array}$		325	400	
		VIN_DC = 0V; VSTOR = 2.1V; -40°C < T <sub>J</sub> < 85°C			700	
Ι <sub>Q</sub>	EN = VBAT_SEC - Ship mode	VBAT_SEC = VBAT_PRI = 2.1 V; T <sub>J</sub> = 25°C; VSTOR = VIN_DC = 0 V		1	5	nA
		VBAT_SEC = VBAT_PRI = 2.1 V; -40°C < T <sub>J</sub> < 85°C; VSTOR = VIN_DC = 0 V			20	
	EN = VBAT_SEC - Ship mode	$\label{eq:VBAT_PRI} \begin{array}{l} VBAT_PRI = VBAT_SEC = 2.1 \ V; \\ T_J = 25^{\circ}C; \ VIN_DC = 0 \ V; \ VSTOR \\ floating \end{array}$		1	5	nA
I-BATPRI(LEAK)		$\label{eq:VBAT_PRI} \begin{array}{l} VBAT_PRI = VBAT_SEC = 2.1 \ V; \\ -40^\circC < T_J < 85^\circC; \\ VIN_DC = 0 \ V; \ VSTOR \ floating \end{array}$			20	nA
MOSFET RESISTA	NCES					
RDS(ON)-BAT	ON resistance of switch between VBAT_SEC and VSTOR	VBAT_SEC = 4.2 V		0.95	1.50	Ω
	Charger low-side switch ON resistance	VBAT_SEC = 4.2 V		0.70	0.90	Ω
	Charger high-side switch ON resistance			2.30	3.00	Ω
RDS(ON)_CHG	Charger low-side switch ON resistance	VBAT_SEC = 2.1 V		0.80	1.00	Ω
	Charger high-side switch ON resistance			3.70	4.80	Ω
f <sub>SW</sub>	Maximum charger switching frequency			1.0		MHz
T <sub>TEMP_SD</sub>	Junction temperature when charging is discontinued	VBAT_OV > VSTOR > 1.8V		125		°C



# **Electrical Characteristics (continued)**

Over recommended temperature range, typical values are at T<sub>A</sub> = 25°C. Unless otherwise noted, specifications apply for conditions of VSTOR = 4.2 V. External components, C<sub>IN</sub> = 4.7  $\mu$ F, L1 = 22  $\mu$ H, CSTOR= 4.7  $\mu$ F

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BATTERY MANAGE	MENT					
VBAT_OV	Programmable voltage range for overvoltage threshold	VBAT_SEC increasing	2.2		5.5	V
VBAT_OV_HYST	Battery overvoltage hysteresis (internal)	VBAT_SEC decreasing; VBAT_OV = 5.25V		24	45	mV
VDELTA	VBAT_OV - VIN(DC)	Main boost charger on; MPPT not sampling VOC	400			mV
VBAT_UV	Undervoltage threshold	VBAT_SEC decreasing	1.91	1.95	2	V
VBAT_UV_HYST	Battery undervoltage hysteresis (internal)	VBAT_SEC increasing		15	32	mV
VBAT_OK_HYST	Programmable voltage range of digital signal indicating VSTOR (=VBAT_SEC) is OK	VBAT_SEC increasing	VBAT_UV		VBAT_OV	V
VBAT_OK_PROG	Programmable voltage range of digital signal indicating VSTOR (=VBAT_SEC) is OK	VBAT_SEC decreasing	VBAT_UV		VBAT_OK_ HYST – 50	mV
VBAT_ACCURACY	Overall Accuracy for threshold values VBAT_OV, VBAT_OK	Selected resistors are 0.1% tolerance	-2%		2%	
VBAT_OK(H)	VBAT_OK (High) threshold voltage	Load = 10 µA			VSTOR – 200	mV
VBAT_OK(L)	VBAT_OK (Low) threshold voltage	Load = 10 µA			100	mV
ENABLE THRESHOL	DS					
EN(H)	Voltage for $\overline{\text{EN}}$ high setting. Relative to VBAT_SEC.	VBAT_SEC = 4.2V	VBAT_SEC - 0.2			V
EN(L)	Voltage for EN low setting	VBAT_SEC = 4.2V			0.3	V
BIAS and MPPT CO	NTROL STAGE					
VOC_SAMPLE	Time period between two MPPT samples			16		S
VOC_STLG	Settling time for MPPT sample measurement of VIN_DC open circuit voltage	Device not switching		256		ms
VIN_REG	Regulation of VIN_DC during charging	0.5 V < VIN < 4 V; IIN(DC) = 10 mA			10%	
MPPT_80	Voltage on VOC_SAMP to set MPPT threshold to 0.80 of open circuit voltage of VIN_DC		VSTOR - 0.015			V
MPPT_50	Voltage on VOC_SAMP to set MPPT threshold to 0.50 of open circuit voltage of VIN_DC				15	mV
VBIAS	Internal reference for the programmable voltage thresholds	VSTOR ≥ VSTOR_CHGEN	1.205	1.21	1.217	V
MULTIPLEXER	·	·	•			
t <sub>DEAD</sub>	Dead time between VB_SEC_ON and VB_PRI_ON			5	8 <sup>(1)</sup>	us

(1) Specified by design.




### 6.6 Typical Characteristics

Unless otherwise noted, graphs were taken using Figure 28 with CIN = 4.7  $\mu$ F, L1 = Coilcraft 22  $\mu$ H LPS4018, CSTOR = 4.7  $\mu$ F, VBAT OV = 5 V

			FIGURE
		IN= 10 μA	Figure 1
	vs. Input Voltage	IN= 100 μA	Figure 2
		IIN = 10 mA	Figure 3
Charger Efficiency $(\eta)^{(1)}$		VIN = 2.0 V	Figure 4
	un lanut Current	VIN = 1.0 V	Figure 5
	vs. Input Current	VIN = 0.5 V	Figure 6
		VIN = 0.2 V	Figure 7
VPAT SEC Quiescent Quirrent		EN = VBAT_SEC (Active Mode)	Figure 8
VBAT_SEC Quiescent Current	vs. VBAT_SEC Voltage	$\overline{\text{EN}}$ = GND (Ship Mode)	Figure 9
VBAT_PRI Leakage Current	vs. VBAT_PRI Voltage	EN = VBAT_SEC (Ship Mode)	Figure 10

#### Table 1. Table of Graphs


(1) See SLUA691 for an explanation on how to take these measurements. Because the MPPT feature cannot be disabled on the bq25505, these measurements need to be taken in the middle of the 16 s sampling period.



VIN\_DC = Keithley Source Meter configured with  $I_{COMP}$  = 10  $\mu A$  and outputing 0 to 3.0 V


VSTOR = Keithley Sourcemeter configured to measure current andvoltage source set to hold the VSTOR voltage = 2.0 V or 3.0 V






 $VIN_DC$  = Keithley Source Meter configured with  $I_{COMP}$  = 10 mA and voltage source varied from 0.1 V to 3.0 V


VSTOR = Keithley Sourcemeter configured to measure current and voltage source set to hold the VSTOR voltage = 2.0 V, 3.0 V or 5.5 V





VIN\_DC = Keithley Source Meter configured with  $I_{COMP}$  = 100  $\mu A$  and voltage source varied from 0.1 V to 3.0 V s

VSTOR = Keithley Sourcemeter configured to measure current and voltage source set to hold the VSTOR voltage = 2.0 V, 3.0 V or 5.5 V





 $VIN_DC =$  Keithley Source Meter configured with voltage source = 2.0 V and I<sub>COMP</sub> varied from 0.01 mA to 100 mA VSTOR = Keithley Sourcemeter configured to measure current

and voltage source set to hold the VSTOR voltage = 2.2 V, 3.0 V or 5.5 V

Figure 4. Charger Efficiency vs Input Current


SLUSBJ3F-AUGUST 2013-REVISED MARCH 2019





VSTOR = Keithley Sourcemeter configured to measure current and voltage source set to hold the VSTOR voltage = 2.0 V, 3.0 V or 5.5 V






VIN\_DC = Keithley Source Meter configured with voltage source = 0.2 V and  $I_{\text{COMP}}$  varied from 0.01 mA to 100 mA


VSTOR = Keithley Sourcemeter configured to measure current and voltage source set to hold the VSTOR voltage = 2.0 V, 3.0 V or 5.5 V






VBAT\_PRI = voltage source as indicated

Figure 9. Quiescent Current vs VBAT\_SEC Voltage: Ship Mode



 $VIN_DC =$  Keithley Source Meter configured with voltage source = 0.5 V and I<sub>COMP</sub> varied from 0.01 mA to 100 mA VSTOR = Keithley Sourcemeter configured to measure current


and voltage source set to hold the VSTOR voltage = 1.8 V, 3.0 V or 5.5 V



VIN\_DC = floating and  $\overline{EN} = GND$ 

VBAT\_SEC = Keithley Sourcemeter configured to measure current and voltage source varied from 2.0 V or 5.5 V VBAT\_PRI = voltage source as indicated

#### Figure 8. Quiescent Current vs VBAT\_SEC Voltage: Main Boost Charger Enabled but not Switching Mode



VIN\_DC = floating and EN = VBAT\_SEC or GND VBAT\_PRI = Keithley Sourcemeter configured to measure current and voltage source varied from 2.0 V or 5.5 V VBAT\_SEC = voltage source as indicated



www.ti.com



# 7 Detailed Description

### 7.1 Overview

The bq25505 is the first of a new family of intelligent integrated energy harvesting Nano-Power management solutions that are well suited for meeting the special needs of ultra low power applications. The product is specifically designed to efficiently acquire and manage the microwatts ( $\mu$ W) to miliwatts (mW) of power generated from a variety of DC sources like photovoltaic (solar) or thermal electric generators (TEGs). The bq25505 is a highly efficient boost charger targeted toward products and systems, such as wireless sensor networks (WSN) which have stringent power and operational demands. The design of the bq25505 starts with a DCDC boost charger that requires only microwatts of power to begin operating.

The main boost charger is powered from the boost output, VSTOR. Once the VSTOR voltage is above VSTOR\_CHGEN (1.8 V typical), for example, after a partially discharged battery is attached to VBAT, the boost charger can effectively extract power from low voltage output harvesters such as TEGs or single or dual cell solar panels outputting voltages down to VIN(DC) (100 mV minimum). When starting from VSTOR = VBAT < 100 mV, the cold start circuit needs at least VIN(CS), 600 mV typical, to charge VSTOR up to 1.8 V.

The bq25505 implements a programmable maximum power point tracking (MPPT) sampling network to optimize the transfer of power into the device. Sampling of the VIN\_DC open circuit voltage is programmed using external resistors, and that sample voltage is held with an external capacitor connected to the VREF\_SAMP pin.

For example solar cells that operate at maximum power point (MPP) of 80% of their open circuit voltage, the resistor divider can be set to 80% of the VIN\_DC voltage and the network will control the VIN\_DC to operate near that sampled reference voltage. Alternatively, an external reference voltage can be applied directly to the VREF\_SAMP pin by a MCU to implement a more complex MPPT algorithm.

The bq25505 was designed with the flexibility to support a variety of energy storage elements. The availability of the sources from which harvesters extract their energy can often be sporadic or time-varying. Systems will typically need some type of energy storage element, such as a rechargeable battery, super capacitor, or conventional capacitor. The storage element will make certain constant power is available when needed for the systems. The storage element also allows the system to handle any peak currents that can not directly come from the input source. To prevent damage to the storage element, both maximum and minimum voltages are monitored against the internally programmed undervoltage (VBAT\_UV) and user programmable overvoltage (VBAT\_OV) levels.

To further assist users in the strict management of their energy budgets, the bq25505 toggles the battery good flag to signal an attached microprocessor when the voltage on an energy storage battery or capacitor has dropped below a pre-set critical level. This should trigger the shedding of load currents to prevent the system from entering an undervoltage condition. The OV and battery good (VBAT\_OK) thresholds are programmed independently.

In addition to the boost charging front end, bq25505 provides the system with an autonomous power multiplexer gate drive. The gate drivers allow two storage elements to be multiplexed autonomously in order to provide a single power rail to the system load. This multiplexer is based off the VBAT\_OK threshold which is resistor programmable by the user. This allows the user to set the level when the system is powered by the energy harvester storage element, for example, rechargable battery or super capacitor or a primary nonrechargeable battery (for example, two AA batteries). This type of hybrid system architecture allows for the run-time of a typical battery powered systems to be extended based on the amount of energy available from the harvester. If there is not sufficient energy to run the system due to extended "dark time", the primary battery is autonomously switched to the main system rail within 8 µsec in order to provide uninterrupted operation.



# 7.2 Functional Block Diagram




Figure 11. High-Level Functional Diagram

# 7.3 Feature Description

### 7.3.1 Maximum Power Point Tracking

Maximum power point tracking (MPPT) is implemented in order to maximize the power extracted from an energy harvester source. The boost converter indirectly modulates the input impedance of the main boost charger by regulating the charger's input voltage, as sensed by the VIN\_DC pin, to the sampled reference voltage stored on the VREF\_SAMP pin. The MPPT circuit obtains a new reference voltage every 16 s (typical) by periodically disabling the charger for 256 ms (typical) and sampling a fraction of the harvester's open-circuit voltage (VOC). For solar harvesters, the maximum power point is typically 70%-80% of VOC and for thermoelectric harvesters, the MPPT is typically 50%. Tying VOC\_SAMP to VSTOR internally sets the MPPT regulation point to 80% of VOC. Tying VOC\_SAMP to GND internally sets the MPPT regulation point to 50% of VOC. If input source does not have either 80% or 50% of VOC as its MPP point, the exact ratio for MPPT can be optimized to meet the needs of the input source being used by connecting external resistors  $R_{OC1}$  and  $R_{OC2}$  between VIN\_DC and GND with mid-point at VOC\_SAMP.



#### Feature Description (continued)

The reference voltage is set by Equation 1:

VREF\_SAMP = VIN\_DC(OpenCircuit) 
$$\left(\frac{R_{OC1}}{R_{OC1} + R_{OC2}}\right)$$

#### 7.3.2 Battery Undervoltage Protection

To prevent rechargeable batteries from being deeply discharged and damaged, and to prevent completely depleting charge from a capacitive storage element, the IC has an internally set undervoltage (VBAT\_UV) threshold plus an internal hysteresis voltage (VBAT\_UV\_HYST). The VBAT\_UV threshold voltage when the battery voltage is decreasing is internally set to 1.95V (typical). The undervoltage threshold when the battery voltage is increasing is given by VBAT\_UV plus an internal hystersis denoted by VBAT\_UV\_HYST. For the VBAT\_UV feature to function properly, the system load should be connected to the VSTOR pin while the storage element should be connected to the VBAT\_SEC pin. Once the VSTOR pin voltage goes above VBAT\_UV plus VBAT\_UV\_HYST threshold, the VSTOR pin and the VBAT\_SEC pins are effectively shorted through an internal PMOS FET. The switch remains closed until the VSTOR pin voltage falls below the VBAT\_UV threshold. The VBAT\_UV threshold should be considered a fail safe to the system. The system load should be removed or reduced based on the VBAT\_OK threshold which should be set above the VBAT\_UV threshold.

#### 7.3.3 Battery Overvoltage Protection

To prevent rechargeable batteries from being exposed to excessive charging voltages and to prevent over charging a capacitive storage element, the overvoltage (VBAT\_OV) threshold level must be set using external resistors. This is also the voltage value to which the charger will regulate the VSTOR/VBAT\_SEC pin when the input has sufficient power. The VBAT\_OV threshold when the battery voltage is rising is given by Equation 2:

$$VBAT_OV = \frac{3}{2}VBIAS\left(1 + \frac{R_{OV2}}{R_{OV1}}\right)$$
(2)

The sum of the resistors is recommended to be no higher than 13 M $\Omega$  that is,  $R_{OV1} + R_{OV2} = 13 M\Omega$ . Spreadsheet provides help with sizing and selecting the resistors.

The overvoltage threshold when the battery voltage is decreasing is given by VBAT\_OV - VBAT\_OV\_HYST. Once the voltage at the battery reaches the VBAT\_OV threshold, the boost converter is disabled. The charger will start again once the battery voltage drop by VBAT\_OV\_HYST. When there is excessive input energy, the VBAT pin voltage will ripple between the VBAT\_OV and the VBAT\_OV - VBAT\_OV\_HYST levels.

#### CAUTION

If VIN\_DC is higher than VSTOR and VSTOR is higher than VBAT\_OV, the input VIN\_DC is pulled to ground through a small resistance to stop further charging of the attached battery or capacitor. It is critical that if this case is expected, the impedance of the source attached to VIN\_DC be higher than 20  $\Omega$  and not a low impedance source.

#### 7.3.4 Battery Voltage in Operating Range (VBAT\_OK Output)

The IC allows the user to set a programmable voltage in between the VBAT\_UV and VBAT\_OV settings to indicate whether the VSTOR voltage (and therefore the VBAT\_SEC voltage when the PFET between the two pins is turned on) is at an acceptable level. When the battery voltage is decreasing the threshold is set by Equation 3:

VBAT\_OK\_PROG = VBIAS 
$$\left(1 + \frac{R_{OK2}}{R_{OK1}}\right)$$

When the battery voltage is increasing, the threshold is set by Equation 4:

VBAT\_OK\_HYST = VBIAS  $\left(1 + \frac{R_{OK2} + R_{OK3}}{R_{OK1}}\right)$ 

(1)

(3)

(4)

13



### Feature Description (continued)

The sum of the resistors is recommended to be no higher than 13 M $\Omega$ , that is,  $R_{OK1} + R_{OK2} + R_{OK3} = 13 M\Omega$ . SLUC484 provides help on sizing and selecting the resistors.

The logic high level of this signal is equal to the VSTOR voltage and the logic low level is ground. The logic high level has ~20 K $\Omega$  internally in series to limit the available current to prevent MCU damage until it is fully powered. The VBAT\_OK\_PROG threshold must be greater than or equal to the UV threshold. Figure 21 shows VBAT\_OK operation. Figure 12 shows the relative position of the various threshold voltages.




Figure 12. Summary of VSTOR Threshold Voltages

#### 7.3.5 Push-Pull Multiplexer Drivers

There are two push-pull drivers intended to mulitplex between a primary nonrechargeable connected at VBAT\_PRI and secondary storage element connected on VBAT\_SEC based on the VBAT\_OK signal. When the VBAT\_OK signal goes high, indicating that the secondary rechargeable battery at VBAT\_SEC is above the VBAT\_OK\_HYST threshold, the VB\_PRI\_ON output goes high followed by the VB\_SEC\_ON signal going low in order to connect VBAT\_SEC to the system output (referred to as the VOR node). When VBAT\_OK threshold, the VB\_SEC\_ON output goes high followed by the VB\_SEC\_ON signal going low, indicating that the secondary rechargeable battery at VBAT\_SEC is below the VBAT\_OK threshold, the VB\_SEC\_ON output goes high followed by the VB\_PRI\_ON signal going low in order to connect VBAT\_PRI to the system. The drivers are powered by an ideal diode OR of the secondary battery at VBAT\_SEC and the primary battery at VBAT\_PRI, even during cold-start, giving each enough drive for up to 2 nF of gate capacitance of external back-to-back PMOS FETs. The switching characteristics follows a break-before-make model, wherein during a transition, the drivers both go high for a typical dead time of 5 us before one of the signals goes low. The figure below shows the FET gate voltages for the transition from the secondary battery being connected to the system to the primary battery being connected.




Figure 13. Break-Before-Make Operation of VB\_PRI\_ON and VB\_SEC\_ON

Figure 24 through Figure 26 show multiplexer operation.



#### Feature Description (continued)

#### 7.3.6 Nano-Power Management and Efficiency

The high efficiency of the bq25505 charger is achieved through the proprietary Nano-Power management circuitry and algorithm. This feature essentially samples and holds the VSTOR voltage to reduce the average quiescent current. That is, the internal circuitry is only active for a short period of time and then off for the remaining period of time at the lowest feasible duty cycle. A portion of this feature can be observed in Figure 20 where the VRDIV node is monitored. Here the VRDIV node provides a connection to the VSTOR voltage (first pulse) and then generates the reference levels for the VBAT\_OV and VBAT\_OK resistor dividers for a short period of time. The divided down values at each pin are compared against VBIAS as part of the hysteretic control. Because this biases a resistor string, the current through these resistors is only active when the Nano-Power management circuitry makes the connection—hence reducing the overall quiescent current due to the resistors. This process repeats every 64 ms.

The efficiency of the bq25505 boost charger is shown for various input power levels in Figure 1 through Figure 7. All data points were captured by averaging the overall input current. This must be done due to the periodic biasing scheme implemented via the Nano-Power management circuitry. In order to properly measure the resulting input current when calculating the output to input efficiency, the input current efficiency data was gathered using a source meter set to average over at least 50 samples. Quiescent currents into VSTOR, VBAT\_SEC and VBAT\_PRI over temperature and voltage are shown at Figure 8 through Figure 10.

#### 7.4 Device Functional Modes

The bq25505 has four functional modes: main boost charger disabled (ship mode), cold-start operation, main boost charger enabled and thermal shutdown. Figure 11 is a high-level functional block diagram which highlights most of the major functional blocks inside the bq25505. The cold start circuitry is powered from VIN\_DC. The main boost charger circuitry is powered from VSTOR while the boost power stage is powered from VIN\_DC. Details of entering and exiting each mode are explained below.

#### 7.4.1 Main Boost Charger Disabled (Ship Mode) - (VSTOR > VSTOR\_CHGEN and EN = HIGH)

When taken high relative to the voltage on VBAT\_SEC, the EN pin shuts down the IC including the boost charger and battery management circuitry. It also turns off the PFET that connects VBAT\_SEC to VSTOR. This can be described as ship mode, because it will put the IC in the lowest leakage state and provide <u>a</u> long storage period without significantly discharging the battery on VBAT\_SEC. If there is no need to control EN, it is recommended that this pin be tied to VSS, or system ground.

#### 7.4.2 Cold-Start Operation (VSTOR < VSTOR\_CHGEN, VIN\_DC > VIN(CS) and PIN > PIN(CS))

Whenever VSTOR < VSTOR\_CHGEN, VIN\_DC  $\geq$  VIN(CS) and PIN > PIN(CS), the cold-start circuit is on. This could happen when there is not input power at VIN\_DC to prevent the load from discharging the battery or during a large load transient on VSTOR. During cold start, the voltage at VIN\_DC is clamped to VIN(CS) so the energy harvester's output current is critical to providing sufficient cold start input power, PIN(CS) = VIN(CS) X IIN(CS). The cold-start circuit is essentially an unregulated, hysteretic boost converter with lower efficiency compared to the main boost charger. None of the other features, including the EN pin, function during cold start operation. The cold start circuit's goal is to charge VSTOR higher than VSTOR\_CHGEN so that the main boost charger can operate. When a depleted storage element is initially attached to VBAT\_SEC, as shown in Figure 14 and the harvester can provide a voltage > VIN(CS) and total power at least > PIN(CS), assuming no system load or leakage at VSTOR and VBAT\_SEC, the cold start circuit can charge VSTOR above VSTOR\_CHGEN. Once the VSTOR voltage reaches the VSTOR\_CHGEN threshold, the IC

- 1. first performs an initialization pulse on VRDIV to reset the feedback voltages,
- then disables the charger for 32 ms (typical) to allow the VIN\_DC voltage to rise to the harvester's opencircuit voltage which will be used as the input voltage regulation reference voltage until the next MPPT sampling cycle and
- 3. lastly performs its first feedback sampling using VRDIV, approximately 64 ms after the initialization pulse.

Texas Instruments

www.ti.com

# **Device Functional Modes (continued)**




Figure 14. Charger Operation After a Depleted Storage Element is Attached and Harvester Power is Available

The energy harvester must supply sufficient power for the IC to exit cold start. Due to the body diode of the PFET connecting VSTOR and VBAT\_SEC, the cold start circuit must charge both the capacitor on CSTOR up to the VSTOR\_CHGEN and the storage element connected to VBAT\_SEC up to VSTOR\_CHGEN less a diode drop. When a rechargeable battery with an open protector is attached, the intial charge time is typically short due to the minimum charge needed to close the battery's protector FETs. When large, discharged super capacitors with high DC leakage currents are attached, the intial charge time can be significant.

When the VSTOR voltage reaches VSTOR\_CHGEN, the main boost charger starts up. When the VSTOR voltage rises to the VBAT\_UV threshold, the PMOS switch between VSTOR and VBAT\_SEC turns on, which provides additional loading on VSTOR and could result in the VSTOR voltage dropping below both the VBAT\_UV threshold and the VSTOR\_CHGEN voltage, especially if system loads on VSTOR or VBAT\_SEC are active during this time. Therefore, it is not uncommon for the VSTOR voltage waveform to have incremental pulses (for example, stair steps) as the IC cycles between cold-start and main boost charger operation before eventually maintaing VSTOR above VSTOR\_CHGEN.

The cold start circuit initially clamps VIN\_DC to VIN(CS) = 600 mV typical. If sufficient input power (that is, output current from the harvester clamped to VIN(CS)) is not available, it is possible that the cold start circuit cannot raise the VSTOR voltage above VSTOR\_CHGEN in order for the main boost conveter to start up. It is highly recommended to add an external PFET between the system load and VSTOR. An inverted VBAT\_OK signal provided by VB\_SEC\_ON can be used to drive the gate of this system-isolating, external PFET. See the Energy Harvester Selection applications section for guidance on minimum input power requirements.



### **Device Functional Modes (continued)**

### 7.4.3 Main Boost Charger Enabled (VSTOR > VSTOR\_CHGEN, VIN\_DC > VIN(DC) and EN = LOW)

One way to avoid cold start is to attach a partially charged storage element as shown in Figure 15.




Figure 15. Charger Operation after a Partially Charged Storage Element is Attached and Harvester Power is Available

When no input source is attached, the VSTOR node should be discharged to ground before attaching a storage element. Hot-plugging a storage element that is charged (for example, the battery protector PFET is closed) and with the VSTOR node more than 100 mV above ground results in the PFET between VSTOR and VBAT\_SEC remaining off until an input source is attached.

Assuming the voltages on VSTOR and VBAT\_SEC are both below 100mV, when a charged storage element is attached (that is, hot-plugged) to VBAT\_SEC, the IC

- 1. first turns on the internal PFET between the VSTOR and VBAT\_SEC pins for t<sub>BAT\_HOT\_PLUG</sub> (45ms) in order to charge VSTOR to VSTOR\_CHGEN then turns off the PFET to prevent the battery from overdischarge,
- 2. then performs an initialization pulse on VRDIV to reset the feedback voltages,
- 3. then disables the charger for 32 ms (typical) to allow the VIN\_DC voltage to rise to the harvester's opencircuit voltage which will be used as the input voltage regulation reference voltage until the next MPPT sampling cycle and
- 4. lastly performs its first feedback sampling using VRDIV, approximately 64 ms after the initialization pulse.

If the VSTOR pin voltage remains above the internal under voltage threshold (VBAT\_UV) for the additional 64 ms after the VRDIV initialization pulse (following the 45-ms PFET on time), the internal PFET turns back on and the main boost charger begins to charge the storage element assuming there is sufficient power available from the harvester at the VIN\_DC pin. If VSTOR does not reach the VBAT\_UV threshold, then the PFET remains off until the main boost charger can raise the VSTOR voltage to VBAT\_UV. If a system load tied to VSTOR discharges VSTOR below VSTOR\_GEN or below VBAT\_UV during the 32 ms initial MPPT reference voltage measurement or within 110 ms after hot plug, it is recommended to add an external PFET between the system load and VSTOR. An inverted VBAT\_OK signal provided by VB\_SEC\_ONcan be used to drive the gate of this system-isolating, external PFET. Otherwise, the VSTOR voltage waveform will have incremental pulses as the IC turns on and off the internal PFET controlled by VBAT\_UV or cycles between cold-start and main boost charger operation.

Once VSTOR is above VSTOR\_CHGEN, the main boost charger employs pulse frequency modulation (PFM) mode of control to regulate the voltage at VIN\_DC close to the desired reference voltage. The reference voltage is set by the MPPT control scheme as described in the features section. Input voltage regulation is obtained by transferring charge from the input to VSTOR only when the input voltage is higher than the voltage on pin VREF\_SAMP. The current through the inductor is controlled through internal current sense circuitry. The peak

Copyright © 2013–2019, Texas Instruments Incorporated



#### **Device Functional Modes (continued)**

current in the inductor is dithered internally to up to three pre-determined levels in order to maintain high efficiency of the charger across a wide input current range. The charger transfers up to a maximum of 100 mA average input current (230mA typical peak inductor current). The boost charger is disabled when the voltage on VSTOR reaches the user set VBAT\_OV threshold to protect the battery connected at VBAT\_SEC from overcharging. In order for the battery to charge to VBAT\_OV, the input power must exceed the power needed for the load on VSTOR. See the Energy Harvester Selection applications section for guidance on minimum input power requirements.

Steady state operation for the boost charger is shown in Figure 18. These plots highlight the inductor current, the VSTOR voltage ripple, input voltage regulation and the LBOOST switching node. The cycle-by-cycle minor switching frequency is a function of each the converter's inductor value, peak current limit and voltage levels on each side of each inductor. Once the VSTOR capacitor, CSTOR, droops below a minimum value, the hysteretic switching repeats.

#### 7.4.4 Thermal Shutdown

Rechargeable Li-ion batteries need protection from damage due to operation at elevated temperatures. The application should provide this battery protection and ensure that the ambient temperature is never elevated greater than the expected operational range of 85°C.

The bq25505 uses an integrated temperature sensor to monitor the junction temperature of the device. The temperature threshold for thermal protection is set to 125°C. Once the temperature threshold is exceeded, the boost charger is disabled and charging ceases. Once the temperature of the device drops below this threshold, the boost charger and buck converter resumes operation. To avoid unstable operation near the overtemp threshold, a built-in hysteresis of approximately 5°C has been implemented. Care should be taken to not over discharge the battery in this condition since the boost charger is disabled. However, if the supply voltage drops to the VBAT\_UV setting, then the switch between VBAT\_SEC and VSTOR will open and protect the battery even if the device is in thermal shutdown.



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

#### 8.1.1 Energy Harvester Selection

The energy harvesting source (for example, solar panel, TEG, vibration element) must provide a minimum level of power for the IC to operate as designed. The IC's minimum input power required to exit cold start can be estimated as:

$$PIN > PIN(CS) = VIN(CS) \times IIN(CS) > \frac{\left(I - STR\_ELM\_LEAK_{@1.8V} \times 1.8V\right) + \frac{\left(1.8V\right)^2}{RSTOR(CS)}}{0.05}$$
(5)

where I-STR\_ELM\_LEAK<sub>@1.8V</sub> is the storage element leakage current at 1.8V and

RSTOR(CS) is the equivalent resitive load on VSTOR during cold start and 0.05 is an estimate of the worst case efficiency of the cold start circuit.

Once the IC is out of cold start and the system load has been activated (for example, using the VBAT\_OK signal), the energy harvesting element must provide the main boost charger with at least enough power to meet the average system load. Assuming RSTOR(AVG) represents the average resistive load on VSTOR, the simplified equation below gives an estimate of the IC's minimum input power needed during system operation:

$$PIN \times \eta_{EST} > PLOAD = \frac{(VBAT_OV)^2}{RSTOR(AVG)} + VBAT_OV \times I - STR_ELM_LEAK_{@VBAT_OV}$$
(6)

where  $\eta_{\text{EST}}$  can be derived from the datasheet efficiency curves for the given input voltage and current and VBAT\_OV. The simplified equation above assumes that, while the harvester is still providing power, the system goes into low power or sleep mode long enough to charge the storage element so that it can power the system when the harvester eventually is down. Refer to SLUC463 for a design example that sizes the energy harvester.

### 8.1.2 Storage Element Selection

In order for the charge management circuitry to protect the storage element from over-charging or discharging, the storage element must be connected to VBAT pin and the system load tied to the VSTOR pin. Many types of elements can be used, such as capacitors, super capacitors or various battery chemistries. A storage element with 100uF equivalent capacitance is required to filter the pulse currents of the PFM switching charger. The equivalent capacitance of a battery can be computed as computed as:

$$C_{EQ} = \frac{2 \times mAHr_{BAT(CHRGD)} \times 3600 \text{ s/Hr}}{V_{BAT(CHRGD)}}$$

In order for the storage element to be able to charge VSTOR capacitor (CSTOR) within the  $t_{VB\_HOT\_PLUG}$  (50 ms typical) window at hot-plug; therefore preventing the IC from entering cold start, the time constant created by the storage element's series resistance (plus the resistance of the internal PFET switch) and equivalent capacitance must be less than  $t_{VB\_HOT\_PLUG}$ . For example, a battery's resistance can be computed as:

$$R_{BAT} = V_{BAT} / I_{BAT(CONTINUOUS)}$$
 from the battery specifications.

The storage element must be sized large enough to provide all of the system load during periods when the harvester is no longer providing power. The harvester is expected to provide at least enough power to fully charge the storage element while the system is in low power or sleep mode. Assuming no load on VSTOR (that is, the system is in low power or sleep mode), the following equation estimates charge time from voltage VBAT1 to VBAT2 for given input power is:

Copyright © 2013–2019, Texas Instruments Incorporated

(7)

(8)

Refer to SLUC463 for a design example that sizes the storage element.

Note that if there are large load transients or the storage element has significant impedance then it may be necessary to increase the CSTOR capacitor from the 4.7uF minimum or add additional capacitance to VBAT in order to prevent a droop in the VSTOR voltage. See *Capacitor Selection* for guidance on sizing capacitors.

# 8.1.3 Inductor Selection

The boost charger needs an appropriately sized inductor for proper operation. The saturation current of the inductor should be at least 25% higher than the expected peak inductor currents recommended below if system load transients on VSTOR are expected. Because this device uses hysteretic control, the boost charger is considered naturally stable systems (single-order transfer function).

For the boost charger to operate properly, an inductor of appropriate value must be connected between LBOOST, pin 20, and VIN\_DC, pin 2. The boost charger internal control circuitry is designed to control the switching behavior with a nominal inductance of 22  $\mu$ H ± 20%. The inductor must have a peak current capability of > 300 mA with a low series resistance (DCR) to maintain high efficiency.

A list of inductors recommended for this device is shown in Table 2.

INDUCTANCE (µH)	DIMENSIONS (mm)	PART NUMBER	MANUFACTURER <sup>(1)</sup>
22	4.0x4.0x1.7	LPS4018-223M	Coilcraft
22	3.8x3.8x1.65	744031220	Wurth
22	2.8x2.8x2.8	744025220	Wurth

 Table 2. Recommended Inductors

(1) See *Device Support* concerning recommended third-party products.

# 8.1.4 Capacitor Selection

In general, all the capacitors must be low leakage. Any leakage the capacitors have will reduce efficiency, increase the quiescent current and diminish the effectiveness of the IC for energy harvesting.

# 8.1.4.1 VREF\_SAMP Capacitance

The MPPT operation depends on the sampled value of the open circuit voltage and the input regulation follows the voltage stored on the CREF capacitor. This capacitor is sensitive to leakage since the holding period is around 16 seconds. As the capacitor voltage drops due to any leakage, the input regulation voltage also drops preventing proper operation from extraction the maximum power from the input source. Therefore, TI recommends that the capacitor be an X7R or COG low-leakage capacitor.

# 8.1.4.2 VIN\_DC Capacitance

Energy from the energy harvester input source is initially stored on a capacitor, CIN, connected to VIN\_DC, pin 2, and VSS, pin 1. For energy harvesters which have a source impedance which is dominated by a capacitive behavior, the value of the harvester capacitor should scaled according to the value of the output capacitance of the energy source, but a minimum value of 4.7  $\mu$ F is recommended.

# 8.1.4.3 VSTOR Capacitance

Operation of the bq25505 requires two capacitors to be connected between VSTOR, pin 19, and VSS, pin 1. A high-frequency bypass capacitor of at 0.01  $\mu$ F should be placed as close as possible between VSTOR and VSS. In addition, a low ESR capacitor of at least 4.7  $\mu$ F should be connected in parallel.

Copyright © 2013-2019, Texas Instruments Incorporated

Application Information (continued)

www.ti.com

(9)



### 8.1.4.4 Additional Capacitance on VSTOR or VBAT\_SEC

If there are large, fast system load transients and/or the storage element has high resistance, then the CSTOR capacitors may momentarily discharge below the VBAT\_UV threshold in response to the transient. This causes the bq25505 to turn off the PFET switch between VSTOR and VBAT\_SEC and turn on the boost charger. The CSTOR capacitors may further discharge below the VSTOR\_CHGEN threshold and cause the bq25505 to enter Cold Start. For instance, some Li-ion batteries or thin-film batteries may not have the current capacity to meet the surge current requirements of an attached low power radio. To prevent VSTOR from drooping, either increasing the CSTOR capacitance or adding additional capacitance in parallel with the storage element is recommended. For example, if boost charger is configured to charge the storage element to 4.2 V and a 500 mA load transient of 50  $\mu$ s duration infrequently occurs, then, solving I = C x dv/dt for CSTOR gives:

$$CSTOR \ge \frac{500 \text{ mA} \times 50 \text{ }\mu\text{s}}{(4.2 \text{ }V - 1.8 \text{ }V)} = 10.5 \text{ }\mu\text{F}$$
(10)

Note that increasing CSTOR is the recommended solution but will cause the boost charger to operate in the less efficient cold start mode for a longer period at startup compared to using CSTOR = 4.7  $\mu$ F. If longer cold start run times are not acceptable, then place the additional capacitance in parallel with the storage element.

For a recommended list of standard components, see the EVM User's Guide (SLUUAA8).

# 8.2 Typical Applications

#### 8.2.1 Solar Application Circuit




Figure 16. Typical Solar Application Circuit With Primary and Secondary Batteries



(11)

# Typical Applications (continued)

#### 8.2.1.1 Design Requirements

The desired voltage levels are VBAT\_OV = 4.2 V, VBAT\_OK = 2.39 V, VBAT\_OK\_HYST = 2.80 V and MPP  $(V_{OC}) = 80\%$  which is typical for solar panels. There are no large load transients expected.

#### 8.2.1.2 Detailed Design Procedure

The recommended L1 = 22  $\mu$ H, CBYP = 0.01  $\mu$ F and low leakage CREF = 10 nF are selected. In order to ensure the fastest recovery of the harvester output voltage to the MPPT level following power extraction, the minimum recommended CIN = 4.7  $\mu$ F is selected. Because no large system load transients are expected and to ensure fast charge time during cold start, the minimum recommended CSTOR = 4.7  $\mu$ F.

No MPPT resistors are required because VOC\_SAMP can be tied to VSTOR to give 80% MPPT.

• Keeing in mind VBAT\_UV < VBAT\_OV  $\leq$  5.5 V, to size the VBAT\_OV resistors, first choose RSUM<sub>OV</sub> = R<sub>OV1</sub> + R<sub>OV2</sub> = 13 M $\Omega$  then solve Equation 2 for

$$R_{OV1} = \frac{3}{2} \times \frac{RSUM_{OV} \times VBIAS}{VBAT_{OV}} \times \frac{3}{2} \frac{13 \text{ M}\Omega \times 1.21 \text{ V}}{4.2 \text{ V}} = 5.61 \text{ M}\Omega \rightarrow 5.62 \text{ M}\Omega \text{ closest 1\% value then}$$

- $R_{OV2}$  = RSUM<sub>OV</sub>  $R_{OV1}$  = 13 M $\Omega$  5.62 M $\Omega$  = 7.38 M $\Omega$   $\rightarrow$  7.32 M $\Omega$  resulting in VBAT\_OV = 4.18V due to rounding to the nearest 1% resistor.
- Keeping in mind VBAT\_OV  $\geq$  VBAT\_OK\_HYST > VBAT\_OK  $\geq$  VBAT\_UV, to size the VBAT\_OK and VBAT\_OK\_HYST resistors, first choose RSUM<sub>OK</sub> = R<sub>OK1</sub> + R<sub>OK2</sub> + R<sub>OK3</sub> = 13 M $\Omega$  then solve Equation 3 and Equation 4 for

$$R_{OK1} = \frac{VBIAS \times RSUM_{OK}}{VBAT_OK_HYST} = \left(\frac{1.21 V}{2.8 V}\right) \times 13 M\Omega = 5.62 M\Omega \text{ then}$$

$$R_{OK2} = \left(\frac{VBAT_OK}{VBIAS} - 1\right) \times R_{OK1} = \left(\frac{2.39 V}{1.21 V} - 1\right) \times 5.62 M\Omega = 5.479 M\Omega \rightarrow 5.49 M\Omega, \text{ then}$$
(12)
(13)


•  $R_{OK3}$  = RSUM<sub>OK</sub> -  $R_{OK1}$  -  $R_{OK2}$  = 13 M $\Omega$  - 5.62 M $\Omega$  - 5.479 M $\Omega$  = 1.904 M $\Omega$   $\rightarrow$  1.87 M $\Omega$  to give VBAT\_OK = 2.39 V and VBAT\_OK\_HYST = 2.80 V.

SLUC484 provides help on sizing and selecting the resistors.




### **Typical Applications (continued)**

### 8.2.1.3 Application Performance Plots





# Typical Applications (continued)





# **Typical Applications (continued)**

# 8.2.2 TEG Application Circuit




Figure 28. Typical TEG Application Circuit Without a Primary Battery

### 8.2.3 Design Requirements

The desired voltage levels are VBAT\_OV = 5.0 V, VBAT\_OK = 3.5 V, VBAT\_OK\_HYST = 3.7 V and MPP ( $V_{OC}$ ) = 50% which is typical for TEG harvesters.

### 8.2.3.1 Detailed Design Procedure

The recommended L1 = 22  $\mu$ H, CBYP = 0.01  $\mu$ F and low leakage CREF = 10 nF are selected. The rectifier diodes are Panasonic DB3X316F0L. In order to ensure the fastest recovery of the harvester output voltage to the MPPT level following power extraction, the minimum recommended CIN = 4.7  $\mu$ F is selected. Because no large system load transients are expected and to ensure fast charge time during cold start, the minimum recommended CSTOR = 4.7  $\mu$ F.

No MPPT resistors are required because VOC\_SAMP can be tied to GND to give 50% MPPT.

Referring back to the procedure in *Typical Applications* or using the spreadsheet calculator at SLUC484 gives the following values:


- $R_{OV1} = 4.75 \text{ M}\Omega$ ,  $R_{OV2} = 8.25 \text{ M}\Omega$  resulting in VBAT\_OV = 4.97 V due to rounding to the nearest 1% resistor.
- $R_{OK1} = 4.22 M\Omega$ ,  $R_{OK2} = 8.06 M\Omega$ ,  $R_{OK3} = 0.698 M\Omega$  resulting in VBAT\_OK = 3.5 V and VBAT\_OK\_HYST = 3.7 V after rounding.

Copyright © 2013–2019, Texas Instruments Incorporated



# **Typical Applications (continued)**

# 8.2.3.2 Application Performance Plots





bq25505

#### www.ti.com

# Typical Applications (continued)

# 8.2.4 Piezoelectric Application Circuit




Figure 34. Typical Piezoelectric Application Circuit With Primary and Secondary Batteries

#### 8.2.4.1 Design Requirements

The desired voltage levels are VBAT\_OV = 3.30 V, VBAT\_OK = 2.80 V, VBAT\_OK\_HYST = 3.10 V, and MPP  $(V_{OC})$  = 40% for the selected piezoelectric harvester which provides a rectified  $V_{OC}$  = 1 V.

### 8.2.4.2 Detailed Design Procedure

The recommended L1 = 22  $\mu$ H, CBYP = 0.01  $\mu$ F and low leakage CREF = 10 nF are selected. The rectifier diodes are Panasonic DB3X316F0L. In order to ensure the fastest recovery of the harvester output voltage to the MPPT level following power extraction, the minimum recommended CIN = 4.7  $\mu$ F is selected. Because no large system load transients are expected and to ensure fast charge time during cold start, the minimum recommended CSTOR =  $4.7 \,\mu$ F.

Keeping in mind that VREF\_SAMP stores the MPP voltage for the harvester, first choose RSUM<sub>OC</sub> =  $R_{OC1}$  +  $R_{OC2} = 20 M\Omega$  then solve Equation 1 for

$$R_{OC1} = \left(\frac{VREF\_SAMP}{VIN\_DC(OC)}\right) \times RSUM_{OC} = \frac{0.14}{1V} \times 20 \text{ M}\Omega = 8 \text{ M}\Omega \rightarrow 8.06 \text{ M}\Omega \text{ closest 1\% resistor, then}$$

 $R_{OC2} = RSUM_{OC} \ x \ (1 \ - \ VREF\_SAMP \ / \ VIN\_DC(OC) = 20 \ M\Omega \ x \ (1 \ - \ 0.4 \ V \ / \ 1 \ V \ ) = 12 \ M\Omega \ \rightarrow \ series \ 10 \ M\Omega$ and

2 M $\Omega$  easy to obtain 1% resistors.


- Referring back to the procedure in *Typical Applications* or using the spreadsheet calculator at SLUC484 gives the following values
  - $R_{OV1}$  = 7.15 M $\Omega$ ,  $R_{OV2}$  = 5.90 M $\Omega$  resulting in VBAT\_OV = 3.31V due to rounding to the nearest 1% resistor.
- $R_{OK1}$  = 4.99 M $\Omega$ ,  $R_{OK2}$  = 6.65 M $\Omega$ ,  $R_{OK3}$  = 1.24 M $\Omega$  resulting in VBAT\_OK = 2.82 V and VBAT\_OK\_HYST = 3.12 V after rounding to the nearest 1% resistor value.

(14)



# **Typical Applications (continued)**

# 8.2.4.3 Application Curves





# 9 Power Supply Recommendations

See *Energy Harvester Selection* and *Storage Element Selection* for guidance on sizing the energy harvester and storage elements for the system load.

# 10 Layout

# 10.1 Layout Guidelines

As for all switching power supplies, the PCB layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the boost charger could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground paths. The input and output capacitors as well as the inductors should be placed as close as possible to the IC. For the boost charger, first priority are the output capacitors, including the 0.1 uF bypass capacitor (CBYP), followed by CSTOR, which should be placed as close as possible between VSTOR, pin 19, and VSS, pin 1. Next, the input capacitor, CIN, should be placed as close as possible between VIN\_DC, pin 2, and VSS, pin 1. Last in priority is the boost charger inductor, L1, which should be placed close to LBOOST, pin 20, and VIN\_DC, pin 2. It is best to use vias and bottom traces for connecting the inductor to its respective pins instead of the capacitors.

To minimize noise pickup by the high impedance voltage setting nodes (VBAT\_OV, OK\_PROG, OK\_HYST), the external resistors should be placed so that the traces connecting the midpoints of each divider to their respective pins are as short as possible. When laying out the non-power ground return paths (for example, from resistors and CREF), it is recommended to use short traces as well, separated from the power ground traces and connected to VSS pin 15. This avoids ground shift problems, which can occur due to superimposition of power ground current and control ground current. The PowerPad should not be used as a power ground return path.


The remaining pins are either NC pins, that should be connected to the PowerPad as shown below, or digital signals with minimal layout restrictions. See the Figure 40 for an example layout.

In order to maximize efficiency at light load, the use of voltage level setting resistors > 1 M $\Omega$  is recommended. In addition, the sample and hold circuit output capacitor on VREF\_SAMP must hold the voltage for 16 s. During board assembly, contaminants such as solder flux and even some board cleaning agents can leave residue that may form parasitic resistors across the physical resistors/capacitors and/or from one end of a resistor/capacitor to ground, especially in humid, fast airflow environments. This can result in the voltage regulation and threshold levels changing significantly from those expected per the installed components. Therefore, it is highly recommended that no ground planes be poured near the voltage setting resistors or the sample and hold capacitor. In addition, the boards must be carefully cleaned, possibly rotated at least once during cleaning, and then rinsed with de-ionized water until the ionic contamination of that water is well above 50 Mohm. If this is not feasible, then it is recommended that the sum of the voltage setting resistors be reduced to at least 5X below the measured ionic contamination.



# 10.2 Layout Example

The VSS pins on each side of the IC are tied together using vias from top ground pours (red) down to the bottom ground plane (green).



# Figure 40. Layout Example

# **10.3 Thermal Considerations**

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below.

- · Improving the power-dissipation capability of the PCB design
- · Improving the thermal coupling of the component to the PCB
- Introducing airflow in the system

For more details on how to use the thermal parameters in the Thermal Table, check the *Thermal Characteristics Application Note* (SZZA017) and the *IC Package Thermal Metrics Application Note* (SPRA953).



# **11** Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 11.1.2 Zip Files

- http://www.ti.com/lit/zip/SLUC484
- http://www.ti.com/lit/zip/SLUC463

### **11.2 Documentation Support**

#### 11.2.1 Related Documentation

For related documentation see the following:

- EVM User's Guide, SLUUAA8
- Thermal Characteristics Application Note, SZZA017
- IC Package Thermal Metrics Application Note, SPRA953

### 11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### **11.4 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.5 Trademarks

PowerPad, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

### **11.6 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 11.7 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ25505RGRR	ACTIVE	VQFN	RGR	20	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BQ505	Samples
BQ25505RGRT	ACTIVE	VQFN	RGR	20	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	BQ505	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# PACKAGE OPTION ADDENDUM

11-Aug-2022



# TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ25505RGRR	VQFN	RGR	20	3000	330.0	12.4	3.75	3.75	1.15	8.0	12.0	Q2
BQ25505RGRT	VQFN	RGR	20	250	180.0	12.4	3.75	3.75	1.15	8.0	12.0	Q2



# PACKAGE MATERIALS INFORMATION

16-Feb-2023



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ25505RGRR	VQFN	RGR	20	3000	335.0	335.0	25.0
BQ25505RGRT	VQFN	RGR	20	250	182.0	182.0	20.0

# **RGR 20**


# 3.5 x 3.5, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **RGR0020A**

# **PACKAGE OUTLINE**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RGR0020A**

# **EXAMPLE BOARD LAYOUT**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RGR0020A**

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated