Integrated PMIC with 4-Channel Synchronous Buck Converters, 8 LDOs, and MTP Non-Volatile Memory for Industrial and Automotive Applications

General Description

The RT5028A is a highly-integrated low-power highperformance analog SOC with PMIC in one single chip designed for Industrial/Automotive applications.

The RT5028A includes four synchronous step-down DC-DC converters and eight LDOs for system power.

The RT5028A also embeds one EEPROM (MTP) for setting sequence and timing etc.

Additionally, the RT5028A PMIC also includes one IRQ report.

Ordering Information

Package Type QW : WQFN-56L 7x7 (W-Type) RT5028A \square Lead Plating System G : Green (Halogen Free and Pb Free)

Note :

Richtek products are :

- RoHS compliant and compatible with the current require ments of IPC/JEDEC J-STD-020.
- Suitable for use in SnPb or Pb-free soldering processes. **Applications**

Features

- **Input Voltage Operating Range is 3.3V to 5.5V**
- **Step-Down Regulator : VIN Range is 3.3V to 5.5V Max Current 2.4A/2A/1.6A/2A**
	- **Programmable Frequency from 500kHz to 2MHz**
	- **I²C Programmable Output Level**
	- **I²C Programmable Operation Mode (Force PWM or Auto PSM/PWM)**
	- **I²C Programmable Output Discharge Mode (Discharge or Flatting)**
- Linear Regulators : V_{IN} Range is 2.5V to 5.5V
	- **Max Current 0.3A**
	- **I²C Programmable Output Level**
- **Embedded 32Bytes MTP for Factory Tuning External MTP Pin for Write Protection**
- **Sequence can be Controlled by I²C or each EN pins Defined by MASK_GPIO Pin**
- **OT/UVP/VIN LV/POWRON Press Time Interrupt (IRQ)**
	- **I²C Control Interface : Support Fast Mode up to 400kb/s**
- **Available in AEC-Q100 Grade 3 Qualified**
- **RoHS Compliant and Halogen Free**

• Industrial/Automotive

Simplified Application Circuit

Marking Information

RT5028A GQW YMDNN

RT5028AGQW : Product Number YMDNN : Date Code

Pin Configuration

Functional Pin Description

Functional Block Diagram

Absolute Maximum Ratings (Note 1)

Recommended Operating Conditions (Note 4)

Electrical Characteristics

RT5028A

Note 1. Stresses beyond those listed under " Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

- **Note 2.** θ_{JA} is measured at T_A = 25°C on a high effective thermal conductivity four-layer test board per JEDEC 51-7. θ_{JC} is measured at the exposed pad of the package.
- **Note 3.** Devices are ESD sensitive. Handling precaution is recommended.
- **Note 4.** The device is not guaranteed to function outside its operating conditions.
- **Note 5.** Limits apply to the recommended operating temperature range of −40°C to 85°C, unless otherwise noted. Minimum and maximum limits are verified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at $T_A = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply : $V_{IN} = 3.3V$ to 5.5V.

Typical Application Circuit

Suggested Components for Typical Application Circuit

Typical Operating Characteristics

CH1 Buck Output Voltage vs. Output Current

CH4 Buck Efficiency vs. Output Current

CH2 Buck Output Voltage vs. Output Current

Copyright ©2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DS5028A-06 August 2019 www.richtek.com

CH4 Buck Output Voltage vs. Output Current

CH2 Buck Output Voltage vs. Input Voltage

Copyright @2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DS5028A-06 August 2019 www.richtek.com

Application Information

The RT5028A is a highly-integrated solution for automotive system including PMIC and memory system. The RT5028A application mechanism and ¹²C compatible interface are introduced in later sections. The system's slave address is 0110111 (As SADDR = high) or 0111111(As $SADDR = low$).

PMIC - Power management system provides 8 low dropout linear regulator and 4 high efficiency synchronous stepdown DC-DC converters. Power-On and Power-Off sequences are control by PWRON and RESET input pins. Detail time sequence control is described in Power ON/ OFF diagram. The I²C interface can program individual regulator output voltage as well as on/off control and voltage setting.

I ²C Interface Timing Diagram

The RT5028A acts as an I²C -bus slave. The I²C-bus master configures the settings for all function blocks by sending command bytes to the RT5028A via the 2-wire I²C-bus. The I²C timing diagrams are list in the following.

Read Function

 $Data$ Byte A A $Data$ Byte A A

Acknowledge from RT — Acknowledge from RT

(n-1)th Byte nth Byte

PMIC

Power Channels Control Methodology

When VIN power Good or PWRON event occurs, the PMIC will follow the power on sequence to turn on channels. During normal operation, users can use the REBOOT pin to restart PMIC again. Another PWROFF event, OTP or UVP occurs, PMIC will execute the power off. In the RT5028A PMIC, the UVP event will be set out when the Buck1 to Buck4s' output voltage is lower than $1/2 \times (V_{\text{OUT}})$.

VIN Over-Voltage Protection

The device has a built-in OVP circuit which monitors the

input voltage. If the voltage exceeds the OVP threshold (typ value = 5.95V), the device stops operating. As soon as the voltage drops below the low threshold (typ value = 5.65V), the device starts to operate again. Therefore, overvoltage protection is implemented to prevent the input voltage from exceeding critical values to damage the device.

Base on ISO 7637 test case, if VIN vary violently, the device will trigger UVP or OVP (VIN rising up slew rate should be less than 5V/1ms) and then stops operating. The device needs to do power reset (VIN < 1.7V) to resume operation.

OTP function can be controlled by 0x16[2] VOUT UVP function can be controlled by 0x16 [7:4] VIN_UVLO threshold can be controlled by 0x 0x12[7:5]

PMIC - POWER ON/OFF Setting

The circuit setting for communication between RT5028A and AP is showed as below.

RESET Pin

The RESET comparator features an open drain output. The $\overline{\text{RESET}}$ pin pull high to input voltage with 10k Ω which slew rate define as follow.

RESET Rising Slew Rate RESET Falling Slew Rate

Permit to write MTP.

GPIO Pin Pull-Up/Down Defined

Power Hold Function

When the "PWRHOLD" signal does not come during THOLD time, the RT5028A will do shutdown sequence.

If users want to disable power hold function, set " DisTHOLD" bit in I²C register 10 bit[0] to disable this function. In the timing diagram below, the " THOLD" and " RESET DLY" can be set by MTP program.

When AP sends the "PWRHOLD" signal during THOLD time, the RT5028A will keep power-on.

Timing Based ON/OFF Sequence (PWRON_NORMOFF_EN, Reg0x15[0] = 1)

Level Based ON/OFF Sequence (PWRON_NORMOFF_EN, Reg0x15[0] = 1)

Note.

Sequence : BUCK1 →BUCK2 →BUCK3 →BUCK4 →LDO1 →LDO2 →LDO3 →LDO4 →LDO5 →LDO6 →LDO7 →LDO8 tdly_Buck : 192 x (1/fsw) + 40µs ±35%

tdly_LDO : 110µs ±20% (If previous one channel is Buck, additional delay time 32 x (1/fsw) need to be added to tdly_LDO.)

Abnormal OFF (OTP, Buck 1/2/3/4 UVP)

Based ON/OFF Sequence by VIN (VINLV_ENSHDN, Reg0x16[1] = 0)

(VINLV_ENSHDN, Reg0x16[1] = 1; VINLV_SEQ_EN, Reg0x16[0] = 1)

Copyright ©2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

DS5028A-06 August 2019 www.richtek.com

PMU On/Off Sequence Setting

In the RT5028A, users can set the power on/off sequence and output voltage by I²C register 0x01 to 0x04 for Buck output voltage, 0x07 to 0x0E for LDO output voltage and 0x2C to 0X32 for startup sequence setting.

In the table below, users must set one by one (continues number) and missing code is not allowed.

If users miss sequence code, the RT5028A will wait for next channel and the IC will be hold in waiting status.

Note :

* Output Voltage Setting: fill relative binary code to set the output voltage.

* Startup Sequence Setting :

" 0000" denotes no operation (disable).

" 0001" denotes first-startup.

" 1100 to 1111" denotes last-startup.

If same number, it means startup at the same time.

*Startup Enable Method :

[01] to [11] : each startup enable interval time (1ms, 4ms, 8ms).

[00] : start end voltage (the output voltage's 80%)

Synchronous Step-Down DC-DC Converter

Four current mode synchronous step-down DC-DC converters operate with internal power MOSFETs and compensation network. These channels supply the power core chip of portable system. They can be operated at 100% maximum duty cycle to extend battery operating voltage range. When the input voltage is close to the output voltage, the converter enters low dropout mode with low output ripple. The operating frequency range of step-down converter is 0.5MHz to 2MHz.

Four step-down converters have RAMP control function as the following diagram.

Input and Output Capacitors Selection

The RT5028A is designed to work with low ESR ceramic capacitors. The *effective* value of these capacitors is defined as the actual capacitance under voltage bias and temperature. All ceramic capacitors have a large voltage coefficient, in addition to normal tolerances and temperature coefficients. Under D.C. bias, the capacitance value drops considerably. Larger case sizes or higher voltage capacitors are better in this regard. To help mitigate these effects, multiple small capacitors can be used in parallel to bring the minimum effective capacitance up to the desired value.

The input capacitance, C_{IN} , is needed to filter the trapezoidal current at the source of the top MOSFET. A low ESR input capacitor with larger ripple current rating should be used for the maximum RMS current. RMS current is given by :

$$
I_{RMS} = I_{OUT(MAX)} \times \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}}} - 1
$$

This formula has a maximum at $V_{IN} = 2V_{OUT}$, where IRMS $=$ I_{QUT} / 2. This simple worst case condition is commonly used for design because even significant deviations do not offer much relief. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life, which makes it advisable to either further derate the capacitor or choose a capacitor rated at a higher temperature than required. Several capacitors may also be placed in parallel to meet size or height requirements in the design. The selection of C_{OUT} is determined by the effective series resistance (ESR) that is required to minimize voltage ripple, load step transients, and the amount of bulk capacitance that is necessary to ensure that the control loop is stable. Loop stability can be examined by viewing the load transient response as described in a later section. The output ripple, ΔV_{OUT} , is determined by :

 $\Delta V_{\text{OUT}} \leq \Delta I_{\text{L}} \left[\text{ESR} + \frac{1}{8 \times \text{fSW} \times \text{COUT}} \right]$

The output ripple is highest at maximum input voltage since DIL increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements. Dry tantalum, special polymer, aluminum electrolytic and ceramic capacitors are all available in surface mount packages. Special polymer capacitors offer very low ESR but have lower capacitance density than other types. Tantalum capacitors have the highest capacitance density but it is important to only use types that have been surge tested for use in switching power supplies. Aluminum electrolytic capacitors have significantly higher ESR but can be used in cost-sensitive applications provided that consideration is given to ripple current ratings and long-term reliability. Ceramic capacitors have excellent low ESR characteristics but can have a high voltage coefficient and audible piezoelectric effects. The high Q of ceramic capacitors with trace inductance can also lead to significant ringing.

Using Ceramic Input and Output Capacitors

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. However, care must be taken when these capacitors are used at the input and output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, VIN. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at VIN large enough to damage the part. Page 8 shows the nominal values of input/output capacitance recommenced for the RT5028A.

Inductor Selection

For a given input and output voltage, the inductor value and operating frequency determine the ripple current. The ripple current ∆I_L increases with higher V_{IN} and decreases with higher inductance :

Having a lower ripple current reduces the ESR losses in the output capacitors and the output voltage ripple. Highest efficiency operation is achieved at low frequency with small ripple current. This, however, requires a large inductor. A reasonable starting point for selecting the ripple current is $\Delta I_L = 0.4$ (IMAX). The largest ripple current occurs at the highest V_{IN} . To guarantee that the ripple current stays below a specified maximum, the inductor value should be chosen according to the following equation :

Inductor Core Selection

Once the value for L is known, the type of inductor must be selected. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of more expensive ferrite or permalloy cores. Actual core loss is independent of core size for a fixed inductor value but it is very dependent on the inductance selected. As the inductance increases, core losses decrease. However, increased inductance requires more turns of wire and therefore copper losses will increase.

Ferrite designs have very low core losses and are preferred at high switching frequencies, so design goals can concentrate on copper loss and preventing saturation.

Ferrite core material saturates "hard" which means that inductance collapses abruptly when the peak design current is exceeded.

This results in an abrupt increase in inductor ripple current and consequent output voltage ripple.

Do not allow the core to saturate!

Different core materials and shapes will change the size/ current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate energy but generally cost more than powdered iron core inductors with similar characteristics. The choice of which style inductor to use mainly depend on the price vs. size requirements and any radiated field/EMI requirements.

REBOOT Function

As the REBOOT pin is set from low to high, the REBOOT function will be active. The REBOOT's FSM is shown as below. It concludes 100ms de-bouncing time and delay1/ delay2 power off delay time.

	Description	Default
delayed2	00:100ms 10 : 1s	Option
delayed1	$01:500ms$ 11:2s	Option
Action	delayed1 power-off then delayed2 power-on PMIC	

Table 1. REBOOT Input Control Setting

IRQ Table

We summarize all IRQ items in the register table. All IRQ_status registers are implemented as reset after read. If IRQ enable bit is Low, the IRQ status bit will not update status. IRQ enable will mask IRQ status to trigger IRQ_PMIC Low, so the system can decide which interrupt is necessary.

Waveform - (when the other IRQ_status are low)

Waveform - (when the other IRQ status are low)

* OTW125/OTW100 means the 125°C/100°C pre-warming over-temperature.

EEPROM (MTP) Control Flow

The RT5028A embeds 32 bytes MTP memory, and it allows users to save some I²C register bank data to MTP. When the ¹²C register 0x3A Bit[0]/Bit[1] is wrote to "1", the MTP Page1/Page2 will execute erase process firstly.

Because the erase process will be done in every writing time, the MTP data will be missed. So it would be best for users to read data from MTP to I^2C first before executing writing process.

Page 1 writing follow :

RT5028A

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For WQFN-56L 7x7 package, the thermal resistance, θ_{JA} , is 27°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at $T_A = 25^{\circ}C$ can be calculated by the following formula :

 $P_{D(MAX)} = (125 °C - 25 °C) / (27 °C/W) = 3.7 W$ for WQFN-56L 7x7 package

Page 2 writing follow : The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance, θ_{JA} . The derating curve in Figure 1 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.

RICHTEK

Layout Considerations

For the best performance of the RT5028A, the following PCB layout guidelines must be strictly followed.

- ▶ Place the input and output capacitors as close as possible to the input and output pins respectively for good filtering.
- \triangleright Keep the main power traces as wide and short as possible.
- The switching node area connected to LX and inductor should be minimized for lower EMI.
- ▶ Connect the GND and Exposed Pad to a strong ground plane for maximum thermal dissipation and noise protection.
- Directly connect the output capacitors to the feedback network of each channel to avoid bouncing caused by parasitic resistance and inductance from the PCB trace.

RT5028A

Figure 2. PCB Layout Guide

Table 2. I²C Register Table

RT5028A

RT5028A

RT5028A

RT5028A

RT5028A

RT5028A

RT5028A

RT5028A

RT5028A

RT5028A

RT5028A

Reset Condition

Outline Dimension

Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

W-Type 56L QFN 7x7 Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.