

# Integrated PMIC with 4-Channel Synchronous Buck Converters, 8 LDOs, and MTP Non-Volatile Memory for Industrial and Automotive Applications

### **General Description**


The RT5028A is a highly-integrated low-power high-performance analog SOC with PMIC in one single chip designed for Industrial/Automotive applications.

The RT5028A includes four synchronous step-down DC-DC converters and eight LDOs for system power.

The RT5028A also embeds one EEPROM (MTP) for setting sequence and timing etc.

Additionally, the RT5028A PMIC also includes one IRQ report.

# **Ordering Information**



#### Note:

Richtek products are:

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.


#### **Features**

- Input Voltage Operating Range is 3.3V to 5.5V
- Step-Down Regulator : V<sub>IN</sub> Range is 3.3V to 5.5V
  - ▶ Max Current 2.4A/2A/1.6A/2A
  - ▶ Programmable Frequency from 500kHz to 2MHz
  - ▶ I<sup>2</sup>C Programmable Output Level
  - I<sup>2</sup>C Programmable Operation Mode (Force PWM or Auto PSM/PWM)
  - I<sup>2</sup>C Programmable Output Discharge Mode (Discharge or Flatting)
- Linear Regulators : VIN Range is 2.5V to 5.5V
  - ▶ Max Current 0.3A
  - ▶ I<sup>2</sup>C Programmable Output Level
- Embedded 32Bytes MTP for Factory Tuning
  - **▶ External MTP Pin for Write Protection**
- Sequence can be Controlled by I<sup>2</sup>C or each EN pins Defined by MASK\_GPIO Pin
- OT/UVP/VIN LV/POWRON Press Time Interrupt (IRQ)
  - ▶ I<sup>2</sup>C Control Interface : Support Fast Mode up to 400kb/s
- Available in AEC-Q100 Grade 3 Qualified
- RoHS Compliant and Halogen Free

# **Applications**

Industrial/Automotive

# **Simplified Application Circuit**






# **Marking Information**

RT5028A GQW YMDNN RT5028AGQW : Product Number

YMDNN: Date Code

# **Pin Configuration**



WQFN-56L 7x7

# **Functional Pin Description**


Pin No.	Pin Name	Pin Function
1	VOUTL1	Output voltage regulation node for LDO1.
2	VINL123	Input power for LDO1, LDO2 and LDO3.
3	VOUTL2	Output voltage regulation node for LDO2.
4	VOUTL3	Output voltage regulation node for LDO3.
5	VOUTL6	Output voltage regulation node for LDO6.
6	VOUTL5	Output voltage regulation node for LDO5.
7	VINL456	Input power for LDO4, LDO5 and LDO6.
8	VOUTL4	Output voltage regulation node for LDO4.
9	VOUTL7	Output voltage regulation node for LDO7.
10	VINL78	Input power for LDO7 and LDO8.
11	VOUTL8	Output voltage regulation node for LDO8.
12	ENL4	Enable control input for LDO4.
13	ENL5	Enable control input for LDO5.
14	ENL6	Enable control input for LDO6.
15	SCL	Clock input for I <sup>2</sup> C. Open-drain output.



Pin No.	Pin Name	Pin Function
16	SDA	Data input for I <sup>2</sup> C. Open-drain output.
17	ENL7	Enable control input for LDO7.
18	ENL8	Enable control input for LDO8.
19	IRQ	Open-drain IRQ output node.
20	RESET	Reset output.
21, 34, 56, 57 (Exposed Pad)	AGND	Analog ground. The exposed pad must be soldered to a large PCB and connected to AGND for maximum power dissipation.
22	PWRON	Manual power on.
23	REBOOT	System power reboot.
24	MTP	MTP write protection pin. Logic low is inhibited and logic high is permit to write.
25	MASK_GPIO	Select $I^2C$ or EN pin for Bucks and LDOs. Connect a $100k\Omega$ pull-low resistor. As MASK_GPIO is high, ignore all EN pins. As MASK_GPIO is low, EN pins and $I^2C$ both can control. EN pins priority is higher than $I^2C$ .
26	PWRHOLD	Power hold input.
27	SADDR	I <sup>2</sup> C slave address.
28	ENB4	Enable control input for Buck4.
29	VOUTB4S	Output voltage regulation node for Buck4.
30	ENB3	Enable control input for Buck3.
31	LXB4	Internal switch node to output inductor connection for Buck4.
32	VINB4	Input power for Buck4.
33	VOUTB3S	Output Voltage regulation node for Buck3.
35, 36	LXB3	Internal switch node to output inductor connection for Buck3.
37, 38	VINB3	Input power for Buck3.
39	VOUTB2S	Output voltage regulation node for Buck2.
40	ENB2	Enable control input for Buck2.
41, 42	LXB2	Internal switch node to output inductor connection for Buck2.
43, 44	VINB2	Input power for Buck2.
45, 46	VINB1	Input power for Buck1.
47, 48	LXB1	Internal switch node to output inductor connection for Buck1.
49	ENB1	Enable control input for Buck1.
50	VOUTB1S	Output voltage regulation node for Buck1
51	VDDP	Internal bias regulator voltage. External load on this pin is not allowed.
52	VIN	Input power for analog base.
53	ENL1	Enable control input for LDO1.
54	ENL2	Enable control input for LDO2.
55	ENL3	Enable control input for LDO3.



# **Functional Block Diagram**





# Absolute Maximum Ratings (Note 1)

Analog Base Input Voltage, VIN	-0.3V to 6V
• PMIC Input Voltage, VINL123/456/78, VINB1/2/3/4	-0.3V to 6V
PMIC Output Voltage, VOUTLx, VOUTBxS, LXBx	-0.3V to 6V
PMIC related Other Pins	- −0.3V to 6V
<ul> <li>Power Dissipation, P<sub>D</sub> @ T<sub>A</sub> = 25°C</li> </ul>	
WQFN-56L 7x7	· 3.7W
Package Thermal Resistance (Note 2)	
WQFN-56L 7x7, $\theta_{JA}$	· 27°C/W
WQFN-56L 7x7, $\theta_{JC}$	· 7°C/W
• Junction Temperature	· 150°C
• Lead Temperature (Soldering, 10 sec.)	· 260°C
Storage Temperature Range	-65°C to 150°C
• ESD Susceptibility (Note 3)	
HBM (Human Body Model)	· 2kV
MM (Machine Model)	· 200V

# **Recommended Operating Conditions** (Note 4)

## **Electrical Characteristics**

(Note 5)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
AMR for VIN					6	٧
Operation Voltage of VIN		As fsw > 1MHz, $3.3V \le V_{IN} \le 5.5V$ . If fsw $\le 1$ MHz, $V_{IN} \ge 4V$ .	3.3		5.5	V
PMIC						
Ouisseent Current	l <sub>IN</sub>	V <sub>IN</sub> = 5V, LDOs, Bucks are ON with no load. Bucks operate in auto mode (Reg0x06 = FFh)	500	700	950	- μΑ
Quiescent Current		V <sub>IN</sub> = 5V, SCL = SDA = 0V, LDO and Bucks are OFF, Disable PMIC (Reg0x15[7] = 1)	5	30	60	
Warning for Die	OTW	Temperature 1		100		°C
Temperature	OTW	Temperature 2		125		C
Over-Temperature Protection	ОТР			165		°C
OTP and Warning Hysteresis				10		ç
Input Pull-Low 100kΩ Resistor	R <sub>Low</sub>	V <sub>IN</sub> = 5V, temperature = -40°C to 85°C	70	115	160	kΩ

Copyright ©2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



Parameter	Symbol	Test Con	ditions	Min	Тур	Max	Unit
Buck1 to Buck4					I		
Input Voltage	V <sub>INB</sub>			3.3		5.5	V
Consumption Current	I <sub>VINB</sub>	AUTO mode I <sub>OUT</sub> = 0	mA, each buck	10	30	50	μΑ
Output Voltage Accuracy	VOUTAcc	3.1V < V <sub>IN</sub> < 5.5V, 1 -40 < T <sub>A</sub> < 85°C	mA < IOUT < IMAX,	-3		3	%
Switching Frequency	fsw	I <sup>2</sup> C programmable		0.43		2	MHz
Switching Frequency		1MHz < f <sub>SW</sub>		-10		10	0/
Accuracy		fsw ≤ 1MHz		-20		20	%
		Buck1		3.1	4.4	5.8	
Deal Owned Link	000	Buck2		2.8	4	5.2	١ .
Peak Current Limit	OCP	Buck3		2.6	3.7	4.8	A
		Buck4		2.8	4.1	5.3	
Under-Voltage Protection	UVP	VOUTB1S to VOUTE Target)	34S < 0.66 x (Vout	56	66	76	%
M : 0 : 10 : 1		Buck1		2.4			
	IMAX	Buck2		2			
Maximum Output Current		Buck3		1.6			A
		Buck4		2.0			
High-Side On-Resistance	R <sub>pon</sub>	V <sub>IN</sub> = 3.7V		50	150	250	mΩ
Low-Side On-Resistance	R <sub>non</sub>	V <sub>IN</sub> = 3.7V		40	110	160	mΩ
LDO1 to LDO8					•		•
Input Voltage for VINL123/456/78	V <sub>INL</sub>			2.5		5.5	V
Output Voltage LDO123/78	Voutl	$3.1V \le V_{IN} \le 5.5V$ , 50 -40 < T <sub>A</sub> < 85°C	$\mu A \le I_{OUT} \le I_{MAX}$	-3		3	%
Output Voltage LDO456	Voutl	3.1V ≤ V <sub>IN</sub> ≤ 5.5V, 50 -40 < T <sub>A</sub> < 85°C	$\mu A \le I_{OUT} \le I_{MAX}$	-3		3	%
Output Current	lout			300			mA
Output Short Current	Isht			330	450	600	mA
V II - D'''	., .,	V <sub>IN</sub> > 3.1V	V <sub>IN</sub> = V <sub>SET</sub> ,	0.05	0.1	0.3	,,
Voltage Difference	VIN – VOUT	V <sub>IN</sub> > 2.5V	IOUT = IOUTMAX	0.05	0.11	0.5	V
Supply Current	Iss	I <sub>OUT</sub> = 0mA		10	50	75	μΑ
Shutdown Current	loff			0	1	2	μΑ




Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit
<b>Control Input F</b>	Control Input Pin Electrical Characteristics						
Voltage Output	Low	V <sub>OL</sub>				0.4	V
High-Le		VIH		1.5			V
Input Voltage	Low-Level	VIL				0.4	V
RESET Pin Elec	ctrical Chara	cteristics					
Output Low Voltage RESET			Isink = 1mA,V <sub>IN</sub> = 3.3V to 5.5V			0.2	V
Output High Leakage			$T_A = 25^{\circ}C$ , $V_{IN} = 3.3V$ to 5.5V	-1	0	1	^
RESET			$T_A = 85^{\circ}C, V_{IN} = 3.3V \text{ to } 5.5V$		0.1		μΑ

- **Note 1.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2.  $\theta_{JA}$  is measured at  $T_A = 25^{\circ}C$  on a high effective thermal conductivity four-layer test board per JEDEC 51-7.  $\theta_{JC}$  is measured at the exposed pad of the package.
- Note 3. Devices are ESD sensitive. Handling precaution is recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- Note 5. Limits apply to the recommended operating temperature range of  $-40^{\circ}$ C to  $85^{\circ}$ C, unless otherwise noted. Minimum and maximum limits are verified through test, design, or statistical correlation. Typical values represent the most likely parametric norm at  $T_A = 25^{\circ}$ C, and are provided for reference purposes only. Unless otherwise stated the following conditions apply:  $V_{IN} = 3.3V$  to 5.5V.



# **Typical Application Circuit**





#### **Suggested Components for Typical Application Circuit**


Description	P/N	Manufacturer
Inductor for Buck-2.2μH	LQH43PB2R2M26L	Murata
C <sub>IN</sub> for Buck-10μF	C1206X7R1E516DT	Murata
C <sub>OUT</sub> for Buck-22μF	C1206X7R22E416DT	Murata
C <sub>IN</sub> /C <sub>OUT</sub> for LDO-1μF	C0603X7R1E216DT	Murata





# **Typical Operating Characteristics**


















Copyright ©2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.







































# **Application Information**

The RT5028A is a highly-integrated solution for automotive system including PMIC and memory system. The RT5028A application mechanism and  $I^2C$  compatible interface are introduced in later sections. The system's slave address is 0110111 (As SADDR = high) or 0111111 (As SADDR = low).

PMIC - Power management system provides 8 low dropout linear regulator and 4 high efficiency synchronous stepdown DC-DC converters. Power-On and Power-Off sequences are control by PWRON and RESET input pins.

Detail time sequence control is described in Power ON/ OFF diagram. The I<sup>2</sup>C interface can program individual regulator output voltage as well as on/off control and voltage setting.

#### I<sup>2</sup>C Interface Timing Diagram


The RT5028A acts as an  $I^2C$ -bus slave. The  $I^2C$ -bus master configures the settings for all function blocks by sending command bytes to the RT5028A via the 2-wire  $I^2C$ -bus. The  $I^2C$  timing diagrams are list in the following.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
I <sup>2</sup> C Interface Electrical Charac	cteristics					
SDA, SCLK Input High Level Threshold			0.7 x VDDP			V
SDA, SCLK Input Low Level Threshold					0.3 x VDDP	V
SCLK Clock Rate	f <sub>SCL</sub>				400	kHz
Hold Time (Repeated) START Condition. After this period, the first clock pulse is generated	thd;sta		0.6			μs
LOW Period of the SCL Clock	tLOW		1.3			μS
HIGH Period of the SCL Clock	thigh		0.6			μS
Set-Up Time for a Repeated START Condition	tsu;sta		0.6			μS
Data Hold Time	thd;dat		0		0.9	μS
Data Set-Up Time	tsu;dat		100			ns
Set-Up Time for STOP Condition	tsu;sto		0.6			μS
Bus Free Time Between a STOP and START Condition	t <sub>BUF</sub>		1.3			μS
Rise Time of Both SDA and SCL Signals	t <sub>R</sub>		20		300	ns
Fall Time of Both SDA and SCL Signals	tF		20		300	ns
SDA and SCL Output Low Sink Current	loL	SDA or SCL voltage = 0.4V	2			mA





#### **Read Function**

Reading One Indexed Byte of Data from RT (With 1-Byte)




#### Reading n Indexed Words of Data from RT (With N-Byte)







#### **Write Function**

Writing One Byte of Data to RT (With 1-Byte)



#### Writing n Bytes of Data to RT (With N-Byte)







#### **PMIC**

#### **Power Channels Control Methodology**


When VIN power Good or PWRON event occurs, the PMIC will follow the power on sequence to turn on channels. During normal operation, users can use the REBOOT pin to restart PMIC again. Another PWROFF event, OTP or UVP occurs, PMIC will execute the power off. In the RT5028A PMIC, the UVP event will be set out when the Buck1 to Buck4s' output voltage is lower than 1/2 x (Vout).

#### **VIN Over-Voltage Protection**

The device has a built-in OVP circuit which monitors the

input voltage. If the voltage exceeds the OVP threshold (typ value = 5.95V), the device stops operating. As soon as the voltage drops below the low threshold (typ value = 5.65V), the device starts to operate again. Therefore, overvoltage protection is implemented to prevent the input voltage from exceeding critical values to damage the device.

Base on ISO 7637 test case, if VIN vary violently, the device will trigger UVP or OVP (VIN rising up slew rate should be less than 5V/1ms) and then stops operating. The device needs to do power reset (VIN < 1.7V) to resume operation.





OTP function can be controlled by 0x16[2]
VOUT UVP function can be controlled by 0x16 [7:4]
VIN\_UVLO threshold can be controlled by 0x 0x12[7:5]



#### PMIC - POWER ON/OFF Setting

The circuit setting for communication between RT5028A and AP is showed as below.





As SADDR connect to AGND slave address =01111111
As SADDR connect to VIN slave address =0110111


As MASK\_GPIO connect to AGND EN pins can control.
As MASK\_GPIO connect to VIN Ignore all EN pins.

As MTP connect to AGND Inhibit to write MTP.
As MTP connect to VIN Permit to write MTP.


#### **RESET Pin**

The  $\overline{RESET}$  comparator features an open drain output. The  $\overline{RESET}$  pin pull high to input voltage with  $10k\Omega$  which slew rate define as follow.

#### **RESET** Rising Slew Rate



#### **RESET** Falling Slew Rate



Copyright ©2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

www.richtek.com




**GPIO Pin Pull-Up/Down Defined** 

Pin No.	Pin Name	GPIO Pin Pull-Up/Down Defined	Resistor
12	ENL4	Internal 100kΩ pull low resistor	Internal
13	ENL5	Internal 100kΩ pull low resistor	Internal
14	ENL6	Internal 100kΩ pull low resistor	Internal
15	SCL	Open drain, need to connect $10k\Omega$ pull up	External
16	SDA	Open drain, need to connect 10kΩ pull up	External
17	ENL7	Internal 100kΩ pull low resistor	Internal
18	ENL8	Internal 100kΩ pull low resistor	Internal
22	PWRON	Internal 100kΩ pull up resistor	Internal
23	REBOOT	Internal 100kΩ pull low resistor	Internal
24	MTP	Internal 100kΩ pull low resistor	Internal
26	PWRHOLD	Internal 100kΩ pull low resistor	Internal
27	SADDR	Internal 100kΩ pull low resistor	Internal
28	ENB4	Internal 100kΩ pull low resistor	Internal
30	ENB3	Internal 100kΩ pull low resistor	Internal
40	ENB2	Internal 100kΩ pull low resistor	Internal
49	ENB1	Internal 100kΩ pull low resistor	Internal
53	ENL1	Internal 100kΩ pull low resistor	Internal
54	ENL2	Internal 100kΩ pull low resistor	Internal
55	ENL3	Internal 100kΩ pull low resistor	Internal

#### **Power Hold Function**


When the "PWRHOLD" signal does not come during THOLD time, the RT5028A will do shutdown sequence.

If users want to disable power hold function, set "DisTHOLD" bit in I<sup>2</sup>C register 10 bit[0] to disable this function. In the timing diagram below, the "THOLD" and "RESET\_DLY" can be set by MTP program.






When AP sends the "PWRHOLD" signal during THOLD time, the RT5028A will keep power-on.




#### Timing Based ON/OFF Sequence (PWRON\_NORMOFF\_EN, Reg0x15[0] = 1)



Copyright ©2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



#### Level Based ON/OFF Sequence (PWRON\_NORMOFF\_EN, Reg0x15[0] = 1)




Note.

 $Sequence: BUCK1 \rightarrow BUCK2 \rightarrow BUCK3 \rightarrow BUCK4 \rightarrow LDO1 \rightarrow LDO2 \rightarrow LDO3 \rightarrow LDO4 \rightarrow LDO5 \rightarrow LDO6 \rightarrow LDO7 \rightarrow LDO8 \rightarrow$ 

 $tdly_Buck : 192 x (1/fsw) + 40 \mu s \pm 35\%$ 


tdly\_LDO: 110µs ±20% (If previous one channel is Buck, additional delay time 32 x (1/fsw) need to be added to tdly\_LDO.)

#### Abnormal OFF (OTP, Buck 1/2/3/4 UVP)






#### Based ON/OFF Sequence by VIN (VINLV\_ENSHDN, Reg0x16[1] = 0)



#### (VINLV\_ENSHDN, Reg0x16[1] = 1; VINLV\_SEQ\_EN, Reg0x16[0] = 1)



Copyright ©2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.



#### PMU On/Off Sequence Setting

In the RT5028A, users can set the power on/off sequence and output voltage by I<sup>2</sup>C register 0x01 to 0x04 for Buck output voltage, 0x07 to 0x0E for LDO output voltage and 0x2C to 0X32 for startup sequence setting.

In the table below, users must set one by one (continues number) and missing code is not allowed.

If users miss sequence code, the RT5028A will wait for next channel and the IC will be hold in waiting status.

	Output Voltage Setting	Startup Sequence Setting	Startup Enable Method (Soft-Start Control)
Buck1	Buck1Output[5:0]	Buck1_Seq[3:0]	
DUCKI	[000000]	[0001]	
Buck2	Buck2Output[5:0]	Buck2_Seq[3:0]	
DUCKZ	[101100]	[0010]	
Buck3	Buck3Output[5:0]	Buck3_Seq[3:0]	
Ducks	[000000]	[0011]	
Buck4	Buck4Output[5:0]	Buck4_Seq[3:0]	
DUCK4	[101100]	[0100]	
LDO1	LDO1OUT[6:0]	LDO1_Seq[3:0]	
LDOT	[0000000]	[0101]	
LDO2	LDO2OUT[6:0]	LDO2_Seq[3:0]	
LDOZ	[0101000]	[0110]	[10]
LDO3	LDO3OUT[6:0]	LDO3_Seq[3:0]	[10]
LDO3	[0000000]	[0111]	
LDO4	LDO4OUT[6:0]	LDO4_Seq[3:0]	
LDO4	[0101000]	[1000]	
LDO5	LDO5OUT[6:0]	LDO5_Seq[3:0]	
LDOJ	[0000000]	[1001]	
LDO6	LDO6OUT[6:0]	LDO6_Seq[3:0]	
LDO0	[0101000]	[1010]	
LDO7	LDO7OUT[6:0]	LDO7_Seq[3:0]	
LDO1	[0000000]	[1011]	
LDO8	LDO8OUT[6:0]	LDO8_Seq[3:0]	
LDO	[0101000]	[1100]	

#### Note:

If same number, it means startup at the same time.

[01] to [11]: each startup enable interval time (1ms, 4ms, 8ms).

[00] : start end voltage (the output voltage's 80%)

<sup>\*</sup> Output Voltage Setting: fill relative binary code to set the output voltage.

<sup>\*</sup> Startup Sequence Setting:

<sup>&</sup>quot;0000" denotes no operation (disable).

<sup>&</sup>quot;0001" denotes first-startup.

<sup>&</sup>quot;1100 to 1111" denotes last-startup.


<sup>\*</sup>Startup Enable Method:



#### Synchronous Step-Down DC-DC Converter

Four current mode synchronous step-down DC-DC converters operate with internal power MOSFETs and compensation network. These channels supply the power core chip of portable system. They can be operated at 100% maximum duty cycle to extend battery operating voltage range. When the input voltage is close to the output voltage, the converter enters low dropout mode with low output ripple. The operating frequency range of step-down converter is 0.5MHz to 2MHz.

Four step-down converters have RAMP control function as the following diagram.



#### Input and Output Capacitors Selection

The RT5028A is designed to work with low ESR ceramic capacitors. The *effective* value of these capacitors is defined as the actual capacitance under voltage bias and temperature. All ceramic capacitors have a large voltage coefficient, in addition to normal tolerances and temperature coefficients. Under D.C. bias, the capacitance value drops considerably. Larger case sizes or higher voltage capacitors are better in this regard. To help mitigate these effects, multiple small capacitors can be used in parallel to bring the minimum effective capacitance up to the desired value.

The input capacitance,  $C_{\text{IN}}$ , is needed to filter the trapezoidal current at the source of the top MOSFET. A low ESR input capacitor with larger ripple current rating should be used for the maximum RMS current. RMS current is given by :

$$I_{RMS} = I_{OUT(MAX)} \times \frac{V_{OUT}}{V_{IN}} \times \sqrt{\frac{V_{IN}}{V_{OUT}}} - 1$$

This formula has a maximum at  $V_{IN} = 2V_{OUT}$ , where IRMS = I<sub>OUT</sub> / 2. This simple worst case condition is commonly used for design because even significant deviations do not offer much relief. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life, which makes it advisable to either further derate the capacitor or choose a capacitor rated at a higher temperature than required. Several capacitors may also be placed in parallel to meet size or height requirements in the design. The selection of C<sub>OUT</sub> is determined by the effective series resistance (ESR) that is required to minimize voltage ripple, load step transients, and the amount of bulk capacitance that is necessary to ensure that the control loop is stable. Loop stability can be examined by viewing the load transient response as described in a later section. The output ripple,  $\Delta V_{OUT}$ , is determined by:

$$\Delta V_{OUT} \le \Delta I_L \left[ ESR + \frac{1}{8 \times f_{SW} \times C_{OUT}} \right]$$

The output ripple is highest at maximum input voltage since DIL increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements. Dry tantalum, special polymer, aluminum electrolytic and ceramic capacitors are all available in surface mount packages. Special polymer capacitors offer very low ESR but have lower capacitance density than other types. Tantalum capacitors have the highest capacitance density but it is important to only use types that have been surge tested for use in switching power supplies. Aluminum electrolytic capacitors have significantly higher ESR but can be used in cost-sensitive applications provided that consideration is given to ripple current ratings and long-term reliability. Ceramic capacitors have excellent low ESR characteristics but can have a high voltage coefficient and audible piezoelectric effects. The high Q of ceramic capacitors with trace inductance can also lead to significant ringing.



#### **Using Ceramic Input and Output Capacitors**

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. However, care must be taken when these capacitors are used at the input and output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, VIN. At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at VIN large enough to damage the part. Page 8 shows the nominal values of input/output capacitance recommenced for the RT5028A.

#### **Inductor Selection**

For a given input and output voltage, the inductor value and operating frequency determine the ripple current. The ripple current  $\Delta I_L$  increases with higher  $V_{IN}$  and decreases with higher inductance:

$$\Delta I_{L} = \left[ \frac{V_{OUT}}{f_{OSC} \times L} \right] \times \left[ 1 - \frac{V_{OUT}}{V_{IN}} \right]$$

Having a lower ripple current reduces the ESR losses in the output capacitors and the output voltage ripple. Highest efficiency operation is achieved at low frequency with small ripple current. This, however, requires a large inductor. A reasonable starting point for selecting the ripple current is  $\Delta I_L = 0.4$  (IMAX). The largest ripple current occurs at the highest V<sub>IN</sub>. To guarantee that the ripple current stays below a specified maximum, the inductor value should be chosen according to the following equation:

$$L = \left[\frac{V_{OUT}}{f_{OSC} \times \Delta I_{L(MAX)}}\right] \times \left[1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right]$$

#### **Inductor Core Selection**

Once the value for L is known, the type of inductor must be selected. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of more expensive ferrite or permalloy cores. Actual core loss is independent of core size for a fixed inductor value but it is very dependent on the inductance selected. As the inductance increases, core losses decrease. However, increased inductance requires more turns of wire and therefore copper losses will increase.

Ferrite designs have very low core losses and are preferred at high switching frequencies, so design goals can concentrate on copper loss and preventing saturation.

Ferrite core material saturates "hard" which means that inductance collapses abruptly when the peak design current is exceeded.

This results in an abrupt increase in inductor ripple current and consequent output voltage ripple.

Do not allow the core to saturate!

Different core materials and shapes will change the size/ current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate energy but generally cost more than powdered iron core inductors with similar characteristics. The choice of which style inductor to use mainly depend on the price vs. size requirements and any radiated field/EMI requirements.


#### **REBOOT Function**

As the REBOOT pin is set from low to high, the REBOOT function will be active. The REBOOT's FSM is shown as below. It concludes 100ms de-bouncing time and delay 1/ delay2 power off delay time.

Table 1. REBOOT Input Control Setting

	Description	Default
delayed2	00:100ms 10:1s	Option
delayed1	01:500ms 11:2s	Option
Action	delayed1 power-off then delayed2 power-on PMIC	






#### **IRQ Table**

We summarize all IRQ items in the register table. All IRQ\_status registers are implemented as reset after read. If IRQ\_enable bit is Low, the IRQ\_status bit will not update status. IRQ\_enable will mask IRQ\_status to trigger IRQ\_PMIC Low, so the system can decide which interrupt is necessary.

#### Waveform - (when the other IRQ\_status are low)




Waveform - (when the other IRQ status are low)

#### **EEPROM (MTP) Control Flow**

The RT5028A embeds 32 bytes MTP memory, and it allows users to save some  $I^2C$  register bank data to MTP. When the  $I^2C$  register 0x3A Bit[0]/Bit[1] is wrote to "1", the MTP Page1/Page2 will execute erase process firstly.


Because the erase process will be done in every writing time, the MTP data will be missed. So it would be best for users to read data from MTP to I<sup>2</sup>C first before executing writing process.



Copyright @2019 Richtek Technology Corporation. All rights reserved. RICHTEK is a registered trademark of Richtek Technology Corporation.

<sup>\*</sup> OTW125/OTW100 means the 125°C/100°C pre-warming over-temperature.





#### **Thermal Considerations**

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where  $T_{J(MAX)}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance,  $\theta_{JA}$ , is layout dependent. For WQFN-56L 7x7 package, the thermal resistance,  $\theta_{JA}$ , is 27°C/W on a standard JEDEC 51-7 four-layer thermal test board. The maximum power dissipation at  $T_A = 25^{\circ}$ C can be calculated by the following formula:

$$P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (27^{\circ}C/W) = 3.7W$$
 for WQFN-56L7x7 package

The maximum power dissipation depends on the operating ambient temperature for fixed  $T_{J(MAX)}$  and thermal resistance,  $\theta_{JA}$ . The derating curve in Figure 1 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.




Figure 1. Derating Curve of Maximum Power Dissipation

#### **Layout Considerations**

For the best performance of the RT5028A, the following PCB layout guidelines must be strictly followed.

- > Place the input and output capacitors as close as possible to the input and output pins respectively for good filtering.
- Keep the main power traces as wide and short as possible.
- The switching node area connected to LX and inductor should be minimized for lower EMI.
- Connect the GND and Exposed Pad to a strong ground plane for maximum thermal dissipation and noise protection.
- Directly connect the output capacitors to the feedback network of each channel to avoid bouncing caused by parasitic resistance and inductance from the PCB trace.






Figure 2. PCB Layout Guide



Table 2. I<sup>2</sup>C Register Table

	Detail Description							
Address	00	Device ID						
Bit	Name	Description	Read/Write	Reset Value				
[7:4]	VENDOR_ID	Vendor Identification : Richtek : 1000b	R	1000				
[3:0]	CHIP_REV	Chip Revision	R	0101				
Address	01	BUCKcontrol1						
Bit	Name	Description	R/W	Reset Value				
[7:2]	Buck1Output[5:0]	Buck1 output voltage regulation 000000 : 0.7V, 25mV per step 000001 : 0.725V  101100 : 1.8V 	R/W	Option				
[1:0]	Buck1VRC	VRC setting 00 : 25mV/10μs, 01 : 50mV/10μs, 10 : 100mV/10μs, 11 : 200mV/10μs	R/W	Option				
Address	02	BUCKcontrol2						
Bit	Name	Description	R/W	Reset Value				
[7:2]	Buck2Output[5:0]	Buck2 output voltage regulation 000000 : 0.7V, 25mV per step 000001 : 0.725V  101100 : 1.8V  111111 : 1.8V	R/W	Option				
[1:0]	Buck2VRC	VRC setting 00 : 25mV/10μs, 01 : 50mV/10μs, 10 : 100mV/10μs, 11 : 200mV/10μs	R/W	Option				
Address	03	BUCKcontrol3						
Bit	Name	Description	R/W	Reset Value				
[7:2]	Buck3Output[5:0]	Buck3 output voltage regulation 000000 : 0.7V, 50mV per step 000001 : 0.75V  111010 : 3.6V  111111 : 3.6V	R/W	Option				
[1:0]	Buck3VRC	VRC setting 00 : 50mV/10μs, 01 : 100mV/10μs, 10 : 200mV/10μs, 11 : 400mV/10μs	R/W	Option				



Address	04	BUCKcontrol4		
Bit	Name	Description	R/W	Reset Value
[7:2]	Buck4Output[5:0]	Buck4 output voltage regulation 000000 : 0.7V, 50mV per step 000001 : 0.75V  111010 : 3.6V  111111 : 3.6V	R/W	Option
[1:0]	Buck4VRC	VRC setting 00 : 50mV/10μs, 01 : 100mV/10μs, 10 : 200mV/10μs, 11 : 400mV/10μs	R/W	Option
Address	05	VRC Control		
Bit	Name	Description	R/W	Reset Value
7	Buck1VRC_EN	Buck1 VRC 0 : disable - voltage ramps up to target voltage with one time 1 : enable - voltage ramps up to target voltage with slope control	R/W	Option
6	Buck2VRC_EN	Buck2 VRC 0 - disable - voltage ramps up to target voltage with one time 1 - enable - voltage ramps up to target voltage with slope control	R/W	Option
5	Buck3VRC_EN	Buck3 VRC 0 : disable - voltage ramps up to target voltage with one time 1 : enable - voltage ramps up to target voltage with slope control	R/W	Option
4	Buck4VRC_EN	Buck4 VRC 0 : disable - voltage ramps up to target voltage with one time 1 : enable - voltage ramps up to target voltage with slope control	R/W	Option
[3:0]	Reserved		R/W	0000
Address	06	BUCK Mode		
Bit	Name	Description	R/W	Reset Value
7	Buck1mode	Buck1 mode 0 : Force PWM 1 : Auto Mode (PSM/PWM)	R/W	Option
6	Buck2mode	Buck2 mode 0 : Force PWM 1 : Auto Mode (PSM/PWM)	R/W	Option
5	Buck3mode	Buck3 mode 0 : Force PWM 1 : Auto Mode (PSM/PWM)	R/W	Option



		Buck4 mode		
4	Buck4mode	0 : Force PWM 1 : Auto Mode (PSM/PWM)	R/W	Option
3	Buck1oms	Buck1 output off mode state 0 : floating 1 : Ground-discharged, discharge resistance = 1010Ω (Typical)	R/W	Option
2	Buck2oms	Buck2 output off mode state 0 : floating 1 : Ground-discharged, discharge resistance = $1010\Omega$ (Typical)	R/W	Option
1	Buck3oms	Buck3 output off mode state 0 : floating 1 : Ground-discharged, discharge resistance = $1010\Omega$ (Typical)	R/W	Option
0	Buck4oms	Buck4 output off mode state 0 : floating 1 : Ground-discharged, discharge resistance = $1010\Omega$ (Typical)	R/W	Option
Address	07	LDOcontrol1		
Bit	Name	Description	R/W	Reset Value
7	Reserved		R/W	0
[6:0]	LDO1OUT[6:0]	LDO1 output voltage regulation 0000000 : 1.6V, 25mV per step 0000001 : 1.625V  1100000 : 3.6V (MAX)	R/W	Option
A al alua a a	08	11111111 : 3.6V (MAX)		
Address		LDOcontrol2	DAM	Daget Value
Bit	Name	Description	R/W	Reset Value
7	Reserved	1,500	R/W	0
[6:0]	LDO2OUT[6:0]	LDO2 output voltage regulation 0000000 : 1.6V, 25mV per step 0000001 : 1.625V  1100000 : 3.6V (MAX)  1111111 : 3.6V (MAX)	R/W	Option
Address	09	LDOcontrol3		
Bit	Name	Description	R/W	Reset Value
7	Reserved		R/W	0
[6:0]	LDO3OUT[6:0]	LDO3 output voltage regulation 0000000 : 1.6V, 25mV per step 0000001 : 1.625V  1100000 : 3.6V (MAX)	R/W	Option
		1111111 : 3.6V (MAX)		



Address	0A	LDOcontrol4		
Bit	Name	Description	R/W	Reset Value
7	Reserved		R/W	0
[6:0]	LDO4OUT[6:0]	LDO4 output voltage regulation 0000000 : 3 V, 25mV per step 0000001 : 3.025V  0011000 : 3.6V (MAX)  1111111 : 3.6V (MAX)	R/W	Option
Address	0B	LDOcontrol5		
Bit	Name	Description	R/W	Reset Value
7	Reserved		R/W	0
[6:0]	LDO5OUT[6:0]	LDO5 output voltage regulation 0000000 : 3V, 25mV per step 0000001 : 3.025V  0011000 : 3.6V (MAX)  1111111 : 3.6V (MAX)	R/W	Option
Address	0C	LDOcontrol6		
Bit	Name	Description	R/W	Reset Value
7	Reserved		R/W	0
[6:0]	LDO6OUT[6:0]	LDO6 output voltage regulation 0000000 : 3.0V, 25mV per step 0000001 : 3.025V  0011000 : 3.6V (MAX)  1111111 : 3.6V (MAX)	R/W	Option
Address	0D	LDOcontrol7		
Bit	Name	Description	R/W	Reset Value
7	Reserved		R/W	0
[6:0]	LDO7UT[6:0]	LDO7output voltage regulation 0000000 : 1.6V, 25mV per step 0000001 : 1.625V  1100000 : 3.6V (MAX)  1111111 : 3.6V (MAX)	R/W	Option

Copyright ©2019 Richtek Technology Corporation. All rights reserved.



Address	0E	LDOcontrol8		
Bit	Name	Description	R/W	Reset Value
7	Reserved		R/W	0
[6:0]	LDO8T[6:0]	LDO8utput voltage regulation 0000000 : 1.6V, 25mV per step 0000001 : 1.625V  1100000 : 3.6V (MAX)  1111111 : 3.6V (MAX)	R/W	Option
Address	0F	LDOs off mode state		
Bit	Name	Description	R/W	Reset Value
7	LDO8oms	LDO8 output off mode state 0 : floating 1 : Ground-discharged, discharge resistance = 15Ω (Typical)	R/W	1
6	LDO7oms	LDO7 output off mode state 0 : floating 1 : Ground-discharged, discharge resistance = 15Ω (Typical)	R/W	1
5	LDO6oms	LDO6 output off mode state 0 : floating 1 : Ground-discharged, discharge resistance = $15\Omega$ (Typical)	R/W	1
4	LDO5oms	LDO5 output off mode state 0 : floating 1 : Ground-discharged, discharge resistance = $15\Omega$ (Typical)	R/W	1
3	LDO4oms	LDO4 output off mode state 0 : floating 1 : Ground-discharged, discharge resistance = 15Ω (Typical)	R/W	1
2	LDO3oms	LDO3 output off mode state $0$ : floating $1$ : Ground-discharged, discharge resistance = $15\Omega$ (Typical)	R/W	1
1	LDO2oms	LDO2 output off mode state 0 : floating 1 : Ground-discharged, discharge resistance = $15\Omega$ (Typical)	R/W	1
0	LDO1ms	LDO1output off mode state $0$ : floating $1$ : Ground-discharged, discharge resistance = $15\Omega$ (Typical)	R/W	1



Address	10	REBOOT/PWRHOLD delay time control		
Bit	Name	Description	R/W	Reset Value
[7:6]	Delayed2[1:0]	Delayed2 setting (00 : 100ms/01 : 500ms/10 : 1s/11 : 2s)	R/W	Option
[5:4]	Delayed1[1:0]	Delayed1 setting (00 : 100ms/01 : 500ms/10 : 1s/11 : 2s)	R/W	Option
[3:2]	THOLD[1:0]	THOLD setting (00 : 100ms/01 : 500ms/10 : 1s/11 : 2s)	R/W	Option
1	Reserved		R/W	0
0	DisTHOLD	Ignore THOLD Time. 0 : Keep PWRHOLD function. 1 : Ignore PWRHOLD function.	R/W	Option
Address	11	ON Event Setting		
Bit	Name	Description	R/W	Reset Value
[7:5]	On_Event	Powered on because of 000 : PWRON key-pressed 001 : VIN plugged in 010 : from REBOOT pin event 111 : No event happen	R	111
[4:0]	Reserved		R/W	0
Address	12	VIN UVLO/Buck On/Off		
Bit	Name	Description	R/W	Reset Value
[7:5]	VOFF setting	VIN UVLO 2.8V to 3.5V per 0.1V to power off PMIC 000: 2.8V 001: 2.9V 010: 3V 011: 3.1V 100: 3.2V 101: 3.3V 110: 3.4V 111: 3.5V	R/W	Option
4	Reserved		R/W	0
3	Buck4	Buck4 control (0 : Disable Buck4/1 : Enable Buck4)	R/W	Option
2	Buck3	Buck3 control (0 : Disable Buck3/1 : Enable Buck3)	R/W	Option
1	Buck2	Buck2 control (0 : Disable Buck2/1 : Enable Buck2)	R/W	Option

Copyright@2019 Richtek Technology Corporation. All rights reserved.



Address	13	LDOs On/Off		
Bit	Name	Description	R/W	Reset Value
7	LDO8	LDO8 control (0 : Disable LDO8 / 1 : Enable LDO8)	R/W	Option
6	LDO7	LDO7 control (0 : Disable LDO7 / 1 : Enable LDO7)	R/W	Option
5	LDO6	LDO6 control (0 : Disable LDO6 / 1 : Enable LDO6)	R/W	Option
4	LDO5	LDO5 control (0 : Disable LDO5 / 1 : Enable LDO5)	R/W	Option
3	LDO4	LDO4 control (0 : Disable LDO4 / 1 : Enable LDO4)	R/W	Option
2	LDO3	LDO3 control (0 : Disable LDO3 / 1 : Enable LDO3)	R/W	Option
1	LDO2	LDO2 control (0 : Disable LDO2 / 1 : Enable LDO2)	R/W	Option
0	LDO1	LDO1 control (0 : Disable LDO1 / 1 : Enable LDO1)	R/W	Option



Address	14	PWRON(Power On Key) time Parameters Setting / RESET delay		
Bit	Name	Description	R/W	Reset Value
[7:6]	START_TIME	Startup time setting 00 : 100µs (pressing time - low level) 01 : 100ms 10 : 1s 11 : 2s	R/W	Option
[5:4]	L_PRESS_TIME	Long-press time setting (after Power-On, 00 : 1s (falling edge to rising edge) 01 : 1.5s 10 : 2s 11 : 2.5s Sending short/long-press IRQ to CPU ex : 1.5s => low time < 1.5s (short IRQ) => low time > 1.5s but < 6s (shutdown time) (long IRQ) => low time > 6s (shutdown time) (shutdown)	R/W	Option
[3:2]	SHDN_PRESS	Key-press forced shutdown time setting 00 : 4s/0ms (pressing time : low level) 01 : 6s/1ms 10 : 8s/1ms 11 : 10s/2ms (allow option 0/1/1/2ms by SHDN_PRESS_SHORT)	R/W	Option
[1:0]	RESET_DLY	RESET signal delay after the last power startup is done 00 : 10ms 01 : 50ms 10 : 100ms 11 : 200ms/5ms (allow option 5ms by RESET_DLY_5ms_EN)	R/W	Option

Copyright ©2019 Richtek Technology Corporation. All rights reserved.



Address	15	SHDN Control		
Bit	Name	Description	Read/Write	Reset Value
7	SHDN_CTRL	Power Off setting by CPU, after set, 100ms delayed power off 0 : Normal operation 1 : Disable the PMIC output	R/W	0
6	SHDN_TIMING	Disable Buck/LDO only for normal power off (SHDN_CTRL = 1) 0 : disable at the same time 1 : contrary to the startup timing (first_on-last_off)	R/W	Option
[5:4]	SHDN_DLYTIME	Delayed shutdown time after send the (PWRON)key-press-forced-shutdown IRQ (when IRQ is disable, there is no delay) 00:100ms 01:500ms 10:1s 11:2s	R/W	Option
3	Reserved		R/W	0
2	RESET_DLY_5ms_EN	0:0x14[1:0] = 11, reset delay is 200ms 1:0x14[1:0] = 11, reset delay is 5ms	R/W	Option
1	SHDN_PRESS_SHORT	0: 0x14[3:2], SHDN_PRESS time is 4s/6s/8s/10s 1: 0x14[3:2], SHDN_PRESS time is 0ms/1ms/1ms/2ms	R/W	Option
0	PWRON_NORMOFF_EN	PWRON off sequence 0 : disable this event. 1 : enable this event	R/W	Option



Address	16	Powered off conditions enable setting		
Bit	Name	Description	Read/Write	Reset Value
7	BCK1LV_ENSHDN	Buck1 output voltage low SHDN 0 : disable this event. 1 : enable this event	R/W	0
6	BCK2LV_ENSHDN	Buck2 output voltage low SHDN 0 : disable this event. 1 : enable this event	R/W	0
5	BCK3LV_ENSHDN	Buck3 output voltage low SHDN 0 : disable this event. 1 : enable this event	R/W	0
4	BCK4LV_ENSHDN	Buck4 output voltage low SHDN 0 : disable this event. 1 : enable this event	R/W	0
3	PWRON_ENSHDN	PWRON key-pressed forced SHDN 0 : disable this event. 1 : enable this event	R/W	1
2	OT_ENSHDN	Over temperature SHDN 0 : disable this event. 1 : enable this event	R/W	1
1	VINLV_ENSHDN	VIN voltage low (VOFF) SHDN 0 : disable this event. 1 : enable this event	R/W	Option
0	VINLV_SEQ_EN	Off sequence after VIN voltage low (VOFF) 0 : disable this event. 1 : enable this event	R/W	Option
Address	17	OFF Event (Only reset by POR)		
Bit	Name	Description	Read/Write	Reset Value
[7:4]	OFF_Event	Powered off because of (Only shows last power-off event) 0000 : VIN voltage low (VOFF) (Set by reg) 0001 : Buck1 output voltage low 0010 : Buck2 output voltage low 0011 : Buck3 output voltage low 0100 : PWRON key-pressed forced shutdown 0101 : Power Off register setting 0110 : Over temperature event 0111 : Reboot restart. 1000 : Buck4 output voltage low 1001 : PWR_HOLD fail. 1010 : No event happen 1111 : No event happen	R	1111
[3:0]	Reserved		R	0000
Address	18 to 27	16 bytes registers Data Cache (Only reset by POR)	R/W	0



		IRQ_PMIC (Power Channels)		
Address	28	IRQ Enable1		
Bit	Name	Description	Read/Write	Reset Value
7	OT_IRQ	Internal over-temperature was triggered, IRQ enable	R/W	1
6	Bck1LV_IRQ	Buck1 output voltage equal 66% x V <sub>Target</sub> , IRQ enable	R/W	1
5	Bck2LV_IRQ	Buck2 output voltage equal 66% x V <sub>Target</sub> , IRQ enable	R/W	1
4	Bck3LV_IRQ	Buck3 output voltage equal 66% x V <sub>Target</sub> , IRQ enable	R/W	1
3	Bck4LV_IRQ	Buck4 output voltage equal 66% x V <sub>Target</sub> , IRQ enable	R/W	1
2	PWRONSP_IRQ	PWRON short press, IRQ enable (32μs deglitch time)	R/W	0
1	PWRONLP_IRQ	PWRON long press, IRQ enable (32μs deglitch time)	R/W	0
0	SYSLV_IRQ	VIN voltage is lower than VOFF, IRQ enable	R/W	0
Address	29	IRQ Status1		
Bit	Name	Description	Read/Write	Reset Value
7	OT	Internal over-temperature	R	0
6	Bck1LV	Buck1 output voltage equal 66% x V <sub>Target</sub>	R	0
5	Bck2LV	Buck2 output voltage equal 66% x V <sub>Target</sub>	R	0
4	Bck3LV	Buck3 output voltage equal 66% x V <sub>Target</sub>	R	0
3	Bck4LV	Buck4 output voltage equal 66% x V <sub>Target</sub>	R	0
2	PWRONSP	PWRON short press (32µs deglitch time)	R	0
1	PWRONLP	PWRON long press (32µs deglitch time)	R	0
0	VINLV	VIN voltage is lower than VOFF	R	0
Address	2A	IRQ Enable2		
Bit	Name	Description	Read/Write	Reset Value
7	KPSHDN_IRQ	Key-press forced shutdown, IRQ enable	R/W	1
6	PWRONR_IRQ	PWRON press rising edge, IRQ enable	R/W	0
5	PWRONF_IRQ	PWRON press falling edge, IRQ enable	R/W	0
[4:0]	Reserved		R	0000
Address	2B	IRQ Status2		
Bit	Name	Description	Read/Write	Reset Value
7	KPSHDN	Key-press forced shutdown	R	0
6	PWRONR	PWRON press rising edge	R	0
5	PWRONF	PWRON press falling edge	R	0
[4:2]	Reserved		R	000
1	OTW125	Internal 125°C pre-warning over-temperature.	R	0
0	OTW100	Internal 100°C pre-warning over-temperature.	R	0



Address	2C	PMU On/Off Sequence1		
Bit	Name	Description (Setting on/off sequence priority) (0000 : off, 0001 : first on, 1100 : last on) (The sequence is planed by first on last off)	Read/Write	Reset Value
[7:4]	Buck2_Seq[3:0]	Setting Buck2 on/off sequence priority	R/W	Option
[3:0]	Buck1_Seq[3:0]	Setting Buck1 on/off sequence priority	R/W	Option
Address	2D	PMU On/Off Sequence2		
Bit	Name	Description (Setting on/off sequence priority) (0000 : off, 0001 : first on, 1100 : last on) (The sequence is planed by first on last off)	Read/Write	Reset Value
[7:4]	Buck4_Seq[3:0]	Setting Buck4 on/off sequence priority	R/W	Option
[3:0]	Buck3_Seq[3:0]	Setting Buck3 on/off sequence priority	R/W	Option
Address	2E	PMU On/Off Sequence3		
Bit	Name	Description (Setting on/off sequence priority) (0000 : off, 0001 : first on, 1100 : last on) (The sequence is planed by first on last off)	Read/Write	Reset Value
[7:4]	LDO2_Seq[3:0]	Setting LDO2 on/off sequence priority	R/W	Option
[3:0]	LDO1_Seq[3:0]	Setting LDO1 on/off sequence priority	R/W	Option
Address	2F	PMU On/Off Sequence4		
Bit	Name	Description (Setting on/off sequence priority) (0000 : off, 0001 : first on, 1100 : last on) (The sequence is planed by first on last off)	Read/Write	Reset Value
[7:4]	LDO4_Seq[3:0]	Setting LDO4 on/off sequence priority	R/W	Option
[3:0]	LDO3_Seq[3:0]	Setting LDO3 on/off sequence priority	R/W	Option
Address	30	PMU On/Off Sequence5		
Bit	Name	Description (Setting on/off sequence priority) (0000 : off, 0001 : first on, 1100 : last on) (The sequence is planed by first on last off)	Read/Write	Reset Value
[7:4]	LDO6_Seq[3:0]	Setting LDO6 on/off sequence priority	R/W	Option
[3:0]	LDO5_Seq[3:0]	Setting LDO5 on/off sequence priority	R/W	Option
Address	31	PMU On Sequence6		
Bit	Name	Description (Setting on/off sequence priority) (0000 : off, 0001 : first on, 1100 : last on) (The sequence is planed by first on last off)	Read/Write	Reset Value
[7:4]	LDO8_Seq[3:0]	Setting LDO8 on/off sequence priority	R/W	Option
[3:0]	LDO7_Seq[3:0]	Setting LDO7 on/off sequence priority	R/W	Option
Address	32	Soft-Start Control		
Bit	Name	Description	Read/Write	Reset Value
[7:6]	Reserved		R	Option



[5:2]	Soft-Start End Control @ MASK_GPIO = 0 (External Enable pin define)	0000 : First turn on channel decide the RESET_DLY time. 0001 : Buck1 decide the RESET_DLY time 0100 : Buck4 decide the RESET_DLY time. 0101 : LDO1 decide the RESET_DLY time 1100 : LDO8 decide the RESET_DLY time 1111 : LDO8 decide the RESET_DLY time.	R/W	Option
[1:0]	Soft-Start Voltage level / time soft-start control.	Voltage Level 00 : When output voltage arrives to 80% V <sub>Target</sub> , next channel will turn on. Soft-start time interval (TSS) : 01 : 1ms 10 : 4ms 11 : 8ms	R/W	Option
Address	33	Buck Syn-Clock Control		
Bit	Name	Description	Read/Write	Reset Value
[7:6]	VCO_VRC	VCO input voltage slop. 00: 25mV/10μs, 01: 25mV/20μs 10: 25mV/40μs, 11: 25mV/80μs Note: The VCO's voltage input range is 0.375V to 1.8V and the output frequency is 500kHz to 2.18MHz.	R/W	Option
[5:0]	VCO_DVS	VCO input voltage DVS control 000000 : 0.375V (500kHz)  111001 : 1.8V (2MHz)  111111 : 1.8V (2MHz)	R/W	Option
Address	34	Buck Syn-Clock Spread Spectrum Control		
Bit	Name	Description	Read/Write	Reset Value
[7:1]	Reserved		R/W	0000000
0	SSOSC	Buck Clock Spread Spectrum Control 0: Disable spread spectrum function. 1: Turn on spread spectrum function.	R/W	Option
Address	3A	EEPROM (MTP) Control		
Bit	Name	Description	Read/Write	Reset Value
[7:6]	Reserved		R/W	00
5	MTP Page 2 Read	Read MTP Page 2	R	0
4	MTP Page 1 Read	Read MTP Page 1	R	0
[3:2]	Reserved		R/W	00
1	MTP Page 2 write	Write MTP Page 2, and MTP also needs to be logic high.	W	0
0	MTP Page 1 write	Write MTP Page 1, and MTP also needs to be logic high.	W	0



# Table 3. I<sup>2</sup>C to MTP Mapping Table MTP Page-1

I <sup>2</sup> C Register Address		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
	Function	BUCKcontrol1									
	Meaning			Buck1O	utput[5:0]			Buck	1VRC		
0x01	Default	0	0	1	1	0	0	0	0		
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α		
	Function				BUCK	control2					
	Meaning			Buck2O	utput[5:0]			Buck	2VRC		
0x02	Default	0	0	1	1	0	0	0	0		
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α		
	Function		BUCKcontrol3								
	Meaning			Buck3Oı	utput[5:0]			Buck3VRC			
0x03	Default	0	0	1	0	0	0	0	0		
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α		
	Function				BUCK	control4					
	Meaning	Buck4Output[5:0] Buck4VRC									
0x04	Default	0	1	0	0	0	0	0	0		
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	Reset Condition	Α	Α	Α	Α	Α	Α	А	А		
	Function	VRC Control									
	Meaning	Buck1VR C_EN	Buck2VR C_EN	Buck3VR C_EN	Buck4VR C_EN	Reserved	Reserved	Reserved	Reserved		
0x05	Default	0	0	0	0	0	1	0	1		
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	А		
	Function				BUCK	Mode					
	Meaning	Buck1 mode	Buck2 mode	Buck3 mode	Buck4 mode	Buck1om s	Buck2om s	Buck3om s	Buck4om s		
0x06	Default	0	0	0	0	1	1	1	1		
						1					
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		



I <sup>2</sup> C Re	gister Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
	Function				LDOc	ontrol1		•				
	Meaning	Reserved			L	.DO1OUT[6:	0]					
0x07	Default	0	0	1	1	1	1	0	0			
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α			
	Function		LDOcontrol2									
	Meaning	Reserved		LDO2OUT[6:0]								
0X08	Default	0	0	0	0	1	0	0	0			
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
	Reset Condition	Α	Α	А	Α	Α	Α	А	Α			
	Function		LDOcontrol3									
	Meaning	Reserved	Reserved LDO3OUT[6:0]									
0X09	Default	0	0	1	1	1	1	0	0			
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α			
	Function	LDOcontrol4										
	Meaning	Reserved	ed LDO4OUT[6:0]									
0x0A	Default	0	0	0	1	1	0	0	0			
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α			
	Function	LDOcontrol5										
	Meaning	Reserved LDO5OUT[6:0]										
0x0B	Default	0	0	0	0	0	1	0	0			
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α			
	Function				LDOc	ontrol6						
	Meaning	Reserved			L	DO6OUT[6:	0]					
0x0C	Default	0	0	0	0	0	1	0	0			
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α			
	Function				LDOc	ontrol7						
	Meaning	Reserved			L	DO7OUT[6:	0]					
0x0D	Default	0	0	1	1	1	1	0	0			
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α			



I <sup>2</sup> C Re	gister Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		
	Function				LDOc	ontrol8					
	Meaning	Reserved				Reserved					
0x0E	Default	0	0	1	1	1	1	0	0		
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α		
	Function			REBOC	T/PWRHOL	D delay tim	e control				
	Meaning	Delaye	d2[1:0]	Delaye	d1[1:0]	TH	OLD	Reserved	DisTHOLD		
0x10	Default	1	0	1	0	0	0	0	1		
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α		
	Function			VIN UVLO (	update defa	ult value aft	er power on)				
	Meaning	,	VOFF setting	9	Reserved	Reserved	Reserved	Reserved	Reserved		
0x12	Default	1	1	1	1	1	1	1	1		
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	Reset Condition	Α	Α	Α	Α	В	В	В	В		
	Function			PWRON tim	e Paramete	rs Setting / RESET delay					
	Meaning	START	_TIME	L_PRESS_TIME		SHDN_	_PRESS	RESET_DLY			
0x14	Default	0	0	0	0	0	0	1	0		
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α		
	Function				SHDN	Control	T	Γ	T		
0x15	Meaning	Reserved	SHDN_ TIMING	SHDN_[	DLYTIME	Reserved	RESET_ DLY_5ms _EN	SHDN_ PRESS_ SHORT	PWRON NORMOF F_EN		
	Default	0	1	1	0	0	0	0	0		
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	Reset Condition	В	Α	Α	Α	Α	Α	Α	Α		
	Function		Powered Off conditions enable setting								
	Meaning	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	VINLV_ ENSHDN	VINLV_ SEQ_EN		
0x16	Default	0	0	0	0	0	0	0	1		
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α		
	Function				PMU On/Off	Sequence1					
	Meaning		Buck2_	Seq[3:0]			Buck1_	Seq[3:0]			
0x2C	Default	0	0	1	0	0	0	0	1		
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α		

Copyright@2019 Richtek Technology Corporation. All rights reserved.



#### MTP Page-2

I <sup>2</sup> C Register Address		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
	Function				PMU On/Off	Sequence2	)			
	Meaning		Buck4_	Seq[3:0]		Buck3_Seq[3:0]				
0x2D	Default	0	0	1	1	0	0	1	0	
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α	
	Function				PMU On/Off	Sequence3	3			
	Meaning		LDO2_S	Seq[3:0]			LDO1_S	Seq[3:0]		
0x2E	Default	0	0	1	1	0	0	0	0	
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α	
	Function		•		PMU On/Off	Sequence4				
	Meaning		LDO4_S	Seq[3:0]			LDO3_S	Seq[3:0]		
0x2F	Default	0	0	0	0	0	0	0	0	
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α	
	Function	PMU On/Off Sequence5								
	Meaning		LDO6_9	Seq[3:0]		LDO5_Seq[3:0]				
0x30	Default	0	0	0	0	0	0	0	0	
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α	
	Function	PMU On/Off Sequence6								
	Meaning		LDO8_9	Seq[3:0]		LDO7_Seq[3:0]				
0x31	Default	0	0	0	0	0	0	0	0	
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α	
	Function				Soft-Star	t Control				
	Meaning	Reversed Reversed Soft-Start End Select @ MASK_GPIO = 1 Soft-Star						t Control		
0x32	Default	0	0	0	1	1	0	0	0	
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α	
	Function				Buck Syn-C	lock Control				
	Meaning	VCO	_VRC			VCO	_DVS			
0x33	Default	0	0	1	1	1	0	0	1	
1	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	Α	




I <sup>2</sup> C Register Address		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
	Function	Buck Syn-Clock Spread Spectrum Control							
	Meaning	Reversed	Reversed	Reversed	Reversed	Reversed	Reversed	Reversed	SSOSC
0x34	Default	0	0	0	0	0	0	0	1
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	Reset Condition	Α	Α	Α	Α	Α	Α	Α	A

#### **Reset Condition**

Α	Reset by MTP (Register 0x12 VOFF Setting).
В	Reset when VIN < 1.7V.



# **Outline Dimension**



Pin #1 ID and Tie Bar Mark Options

Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Cumbal	Dimensions	In Millimeters	Dimensions In Inches			
Symbol	Min	Max	Min	Max		
А	0.700	0.800	0.028	0.031		
A1	0.000	0.050	0.000	0.002		
A3	0.175	0.250	0.007	0.010		
b	0.150	0.250	0.006	0.010		
D	6.900	7.100	0.272	0.280		
D2	5.150	5.250	0.203	0.207		
Е	6.900	7.100	0.272	0.280		
E2	5.150	5.250	0.203	0.207		
е	0.4	100	0.0	)16		
L	0.350	0.450	0.014	0.018		

W-Type 56L QFN 7x7 Package



#### **Richtek Technology Corporation**

14F, No. 8, Tai Yuen 1<sup>st</sup> Street, Chupei City Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.