


## FAULT TOLERANT CAN TRANSCEIVER

- FAULT TOLERANT DIFFERENTIAL CAN TRANSCEIVER
- OPERATING SUPPLY VOLTAGE 6V TO 28V, TRANSIENTS UP TO 40V
- LOW QUIESCENT CURRENT IN STANDBY MODE (100µA) AND SLEEP MODE (37µA)
- ON CHIP DIAGNOSIS FOR ERRORS ON THE PHYSICAL BUSLINES WITH MICRO CONTROLLER INTERFACE
- OPTIMIZED EMI BEHAVIOUR DUE TO LIMITED AND SYMMETRIC SLOPES OF CAN SIGNALS
- AUTOMATIC SWITCHING TO SINGLE WIRE MODE UPON BUS FAILURES
- TWO-EDGE SENSITIVE WAKE-UP PIN
- SUPPORTS TRANSMISSION WITH GROUND SHIFT VOLTAGES ACCORDING TO GIFT SPECIFICATION:
  - SINGLE WIRE: 1.5V




- DIFFERENTIAL WIRE: 3V
- AN UNPOWERED NODE OR UNSUFFICIENT SUPPLIES DO NOT DISTURB THE BUS LINES

## **DESCRIPTION**


The L9669 is an integrated circuit which contains a CAN physical line interface. It integrates all main local functions for automotive body electronic applications connected to a CAN bus.

Figure 1. Block Diagram



December 2003 1/14

Figure 2. Pin Connection top view.



**Table 1. Pin Functions** 

N°	Pin	Function
1	INH	Inhibit Output - for switching external 5V Regulator
2	TXD	Transmit Data Input - active LOW dominant Bit transmission
3	RXD	Receive Data Output - active LOW dominant Bit reception
4	NERR	Error/Diagnostic Output - active LOW error/Wake-up and Diagnostic output
5	NSTB	Not Standby Input - Digital control signal for low power modes
6	EN	Enable Input/Diagnostic Clock - Digital control signal for low power modes/Diagnostic clock
7	WAKE	<b>Wake-Up Input</b> - If level of V <sub>WAKE</sub> changes the device initiates a wake-up from sleep mode by switching INH to VS
8	RTH	Termination Resistor for CANH - controlled by internal error management
9	RTL	Termination Resistor for CANL - controlled by internal error management
10	VCC	Supply Voltage Input - +5V
11	CANH	High Voltage Bus Line - High: dominant state
12	CANL	Low Voltage Bus Line - Low: dominant state
13	GND	Ground
14	VS	Battery Voltage Input - +12V

**Table 2. Thermal Data** 

Ī	Symbol	Parameter	Value	Unit
Ī	R <sub>thj-amb</sub>	Thermal resistance junction to ambient	120	°C/W

## **Table 3. Absolute Maximum Ratings**

For externally applied voltages or currents exceeding these limits damage of the circuit may occur!

Symbol	Parameter	Value	Unit
V <sub>S-DC</sub>	DC operating battery voltage	-0.3 to +28	V
V <sub>S-P</sub>	Pulse operating battery voltage (t<400ms)	-0.3 to +40	V
Vcc	Supply voltage	-0.3 to +6	V
V <sub>CANH,L-DC</sub>	DC voltage CANH, CANL	-28 to +40	V
V <sub>X</sub>	Voltage TXD, RXD, NERR, NSTB, EN	-0.3 to V <sub>CC</sub> +0.3	V
V <sub>WAKE</sub>	Voltage WAKE	-0.3 to V <sub>S</sub> +0.3	V
T <sub>STG</sub>	Storage temperature	-55 to +150	°C
Tj	Operating junction temperature	-40 to +150	°C

Notes: 1. All pins of the IC are protected against ESD. The verification is performed according to MIL 883C, human body model with

## **Table 4. Electrical Characteristcs**

 $V_{CC}$  = 4.75V to 5.25V,  $V_{S}$  = 6V to 28V,  $T_{j}$  = -40°C to 150°C unless otherwise specified.

Item	Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
1	Supplies		16/1				
1.1	1.1 I <sub>SSL</sub> Supply current in sleep mode (I <sub>SSL</sub> = I <sub>VS</sub> )		$V_{CC} = 0V, V_{S} = 14V$	15	37	65	μА
1.2	Ivssb	Battery current on pin VS in standby mode	$V_{CC} = 5V, V_{S} = 14V$ $I_{INH} = 0$	15	80	135	μΑ
1.3			$V_{CC} = 5V, V_{S} = 14V$ $I_{INH} = 0$	10	30	160	μΑ
1.4	11.		V <sub>CC</sub> = 5V, V <sub>S</sub> = 14V I <sub>INH</sub> = 0	25	110	160	μА
1.5	I <sub>VSNR</sub>	Battery current on pin VS in normal mode (recessive state)	V <sub>CC</sub> = 5V, V <sub>S</sub> =14V V <sub>TXD</sub> =V <sub>CC</sub> no load at CAN	0.1	0.5	3	mA
1.6	in normal mode (recessive state)		V <sub>CC</sub> = 5V, V <sub>S</sub> =14V V <sub>TXD</sub> =V <sub>CC</sub> no load at CAN	0.4	2.1	8	mA
1.7	(recessive state)		V <sub>CC</sub> = 5V, V <sub>S</sub> =14V V <sub>TXD</sub> =V <sub>CC</sub> no load at CAN	0.5	2.6	10	mA
1.8	IVSND	Battery current on pin VS in normal mode (dominant state)	V <sub>CC</sub> = 5V, V <sub>S</sub> = 14V V <sub>TXD</sub> = 0 no load at CAN	0.1	0.8	3	mA

 $R = 1.5k\Omega$ , C = 100pF and discharge voltage  $\pm 2kV$ , corresponding to a maximum discharge energy of 0.2mJ. 2. Voltage forced means voltage limited to specified values while current is not limited. Current forced means voltage unlimited but current limited to specified value.

Item	Item Symbol Parameter		Test Condition	Min.	Тур.	Max.	Unit
1.9	IVCCND	Supply current on pin VCC in normal mode (dominant state)	$V_{CC} = 5V$ , $V_{S} = 14V$ $V_{TXD} = 0$ no load at CAN	0.2	2.4	7	mA
1.10	Supply current in normal mode (dominant state) (ISND = Ivs + Ivcc)		V <sub>CC</sub> = 5V, V <sub>S</sub> = 14V V <sub>TXD</sub> = 0 no load at CAN	0.3	3.4	10	mA
2	CAN Line	Interface					
2.1	V <sub>r-d</sub>	Differential receiver recessive to dominant threshold VCANH - VCANL	No bus errors. V <sub>CC</sub> = 5V	-3.50		-2.20	V
2.2	<b>~</b> .		No bus errors. V <sub>CC</sub> = 5V	-3.80		-2.40	<
2.3	V <sub>CANHr</sub>	$V_{CANHr}$ CANH recessive output voltage $V_{TXD} = V_{CC}$ $R_{RTH} < 4k\Omega$		- *	09//	0.35	>
2.4	VCANHd	CANH dominant output voltage $V_{TXD} = 0V_{I_{CANH}} = -40 \text{mA}$		V <sub>CC</sub> - 1.4			V
2.5			$V_{TXD} = V_{CC}$ $R_{RTH} < 4k\Omega$	V <sub>CC</sub> - 0.2			V
2.6	V <sub>CANLd</sub>	CANL dominant output voltage	V <sub>TXD</sub> = 0V I <sub>CANL</sub> = 40mA			1.4	٧
2.7	I <sub>CANH</sub>	CANH output current	V <sub>CANH</sub> = 0V V <sub>TXD</sub> = 0V	-160	-110	-60	mA
2.8	I <sub>CANL</sub>	CANL output current	V <sub>CANL</sub> = 5V V <sub>TXD</sub> = 0V	60	110	160	mA
2.9	ICANHI	CANH leakage current	V <sub>CANH</sub> = 14V Sleep mode.	-10	0	10	μА
2.10	I <sub>CANLI</sub>	CANL leakage current	V <sub>CANL</sub> = 0V Sleep mode.	-10	0	10	μА
2,11	V <sub>CANHWK</sub>	CANH wake-up voltage	Sleep/standby mode.	1.2	1.9	2.7	V
2.12	V <sub>CANLWK</sub>	CANL wake-up voltage	Sleep/standby mode.	2.4	3.1	3.8	V
2.13	VCANHs	CANH single ended receiver threshold	Normal mode. V <sub>CC</sub> = 5V	1.5	1.8	2.15	V
2.14	V <sub>CANLs</sub>	CANL single ended receiver threshold	Normal mode. V <sub>CC</sub> = 5V	2.7	3.1	3.4	V

**47/** 4/14

Item			Test Condition	Min.	Тур.	Max.	Unit
2.15	VCANHOV	CANH overvoltage detection threshold	Normal mode. V <sub>CC</sub> = 5V	6.6	7.2	7.8	V
2.16	V <sub>CANLOV</sub>	CANL overvoltage detection threshold	Normal mode. V <sub>CC</sub> = 5V	6.6	7.2	7.8	V
2.17	t <sub>drd</sub>	Propagation delay TXD to RXD recessive to dominant	10% to 90% $C_1 = C_2 = 3.3 \text{nF}$ $R_1 = 100\Omega$		1	1.6	μs
2.18	t <sub>ddr</sub>	Propagation delay TXD to RXD recessive to dominant	$10\% \text{ to } 90\%$ $C_1 = C_2 = 3.3 \text{nF}$ $R_1 = 100\Omega$			2.2	μs
2.19	$\begin{array}{c} t_{r,f} \\ \text{CANH, CANL output} \\ \text{rise/fall time} \\ \text{dominant to recessive} \end{array} \begin{array}{c} 10\% \text{ to } 90\% \\ C_1 = C_2 = 3.3 \text{nF} \\ R_1 = 100\Omega \end{array}$			0.6	1.5	μs	
2.20	t <sub>r,f</sub>	CANH, CANL output rise/fall time dominant to recessive	$C_1 = C_2 = 3.3 nF$		2.6	6	μs
2.21	t <sub>wuCAN</sub>	Minimum dominant time for wake-up on CANH or CANL	Sleep/standby mode.	3		38	μs
2.22	t <sub>wuWK</sub>	Minimum pulse time for wake-up on WAKE	Sleep/standby mode	4		38	μs
2.23	C <sub>CANH</sub> - GND	Parasitic Capacitance between CANH and GND	Values of Capacitors are not measured in production test,		20	40	pF
2.24	C <sub>CANL</sub> - GND	Parasitic Capacitance between CANL and GND	parameters are guaranteed by design		20	40	pF
2.25	C <sub>CANH</sub> - CANL	Parasitic Capacitance between CANH and CANL			5	10	pF
3	Terminati	on RTH, RTL					
3.1	3.1 R <sub>RTH</sub> Internal RTH to GND switch-on resistance		Normal mode. No errors. V <sub>RTH</sub> = 1V	25	45	100	Ω
3.2	I <sub>RTH</sub>	Internal RTH to GND pull down current	Normal mode. Error 3. V <sub>RTH</sub> = 1V	30	65	100	μΑ
3.3 R <sub>RTL</sub> Internal RTL to V <sub>CC</sub> switch-on resistance		Normal mode. No errors. V <sub>RTL</sub> = V <sub>CC</sub> - 1V	25	45	100	Ω	

Item	Symbol	Parameter	Test Condition		Тур.	Max.	Unit
3.4	I <sub>RTL</sub>	Internal RTL to V <sub>CC</sub> pull up current	Normal mode. Error 4, 6 or 7. V <sub>RTL</sub> = V <sub>CC</sub> - 1.5V	-100	-65	-30	μА
3.5	R <sub>RTL-VS</sub>	Internal RTL to V <sub>S</sub> termination resistance	Sleep/standby mode. V <sub>RTL</sub> = 1V <sub>,</sub> 5V	8	13	26	kΩ
3.6	V <sub>RTH</sub>	RTH output voltage	Sleep/standby mode I <sub>RTH</sub> = 1mA			1	V
3.7	R <sub>RTH, RTL</sub>	External termination resistance	Guaranteed by design	0.5		16	kΩ
4	Input TXI	)	•	•			
4.1	V <sub>TXDh</sub>	TXD high level input voltage		V <sub>CC</sub> - 0.9		Vcc	<b>6</b>
4.2	$V_{TXDI}$	TXD low level input voltage		0	411	0.9	V
4.3	I <sub>TXDh</sub>	I <sub>TXDh</sub> TXD high level input current V <sub>TXD</sub> = 4 V		-200	00,	-25	μА
4.4	4 I <sub>TXDI</sub> TXD low level input current V		V <sub>TXD</sub> = 1 V	-800		-100	μА
5	Outputs I	RXD, NERR	lejt	)			
5.1	V <sub>Xh</sub>	High level output voltage	Ιχ = -100μΑ	V <sub>CC</sub> - 0.9		V <sub>CC</sub>	V
5.2	V <sub>XI</sub>	Low level output voltage	Ιχ = 100μΑ	0		0.9	V
5.3	I <sub>RXDI</sub>	RXD low level output current	V <sub>RXD</sub> = V <sub>VCC</sub>		1.5		mA
5.4	I <sub>RXDh</sub>	RXD high level output current	V <sub>RXD</sub> =0		-1.5		mA
5.5	I <sub>NERRI</sub>	NERR low level output current	V <sub>NERR</sub> = V <sub>VCC</sub>		17		mA
5.6	I <sub>NERRh</sub>	NERR high level output current	V <sub>NERR</sub> = 0		-0.5		mA
6	Output IN	iH					
6.1	V <sub>dropl</sub>	High level voltage drop (V <sub>dropl</sub> = V <sub>S</sub> - V <sub>INH</sub> )	I <sub>INH</sub> = -0.18mA Not sleep mode.			1	V
6.2	2 I <sub>II</sub> Leakage current		V <sub>INH</sub> = 0V Sleep mode.	-5		5	μА
7	Inputs NS	STB, EN					
7.1	V <sub>Xh</sub>	High level input voltage		V <sub>CC</sub> - 0.9		V <sub>CC</sub>	V
7.2	V <sub>XI</sub>	Low level input voltage		0		0.9	V

**A7/** 6/14

Item	Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
7.3	I <sub>Xh</sub> High level input current		V <sub>X</sub> = 4 V	10		150	μΑ
7.4	I <sub>XI</sub> Low level input current		V <sub>X</sub> = 1 V	2		40	μΑ
8	Input WA	KE					
8.1	VWAKEh	WAKE high level input voltage		3		Vs	V
8.2	V <sub>WAKEI</sub>	WAKE low level input voltage		0		0.9	V
8.3	I <sub>WAKEleak</sub>	WAKE input leakage current	V <sub>WAKE</sub> = 5V	-5	0	5	μΑ
8.4	I <sub>WAKEI</sub>	WAKE input current	V <sub>WAKE</sub> = 0	-75	-35	-10	μΑ
9	Thermal	shutdown			L	10	
9.1	T <sub>jsd</sub>	Shutdown junction temperature			170	CIL	°C
10	CAN Erro	r detection			00,	,	
10.1	t <sub>fail</sub> 38d	Error 3, 8 detection time	Normal/RXonly mode.	1.6	9	3.6	ms
10.2	t <sub>fail</sub> 46710d	Error 4, 6, 7, 10 detection time	Normal/RXonly mode.	0.4		1.6	ms
10.3	t <sub>fail38r</sub>	Error 3, 8 recovery time	Normal/RXonly mode.	0.4		1.6	ms
10.4	t <sub>fail47r</sub>	Error 4, 7 recovery time	Normal/RXonly mode.	10		50	μs
10.5	t <sub>fail6r</sub>	Error 6 recovery time	Normal/RXonly mode.	0.2		0.75	ms
10.6	t <sub>fail10r</sub>	Error 10 recovery time	Normal/RXonly mode.	0.7		4	μs
10.7	t <sub>fail</sub> 38ds	Error 3, 8 detection time	Sleep/standby mode.	1.6		3.6	ms
10.8	t <sub>fail4rs</sub>	Error 4 recovery time	Sleep/standby mode.	0.4		1.6	ms
10.9	t <sub>fail348rs</sub>	Error 3, 4, 8 recovery time	Sleep/standby mode.	0.4		1.6	ms
10.10	N <sub>edge-d</sub> Edge count difference between CANH and CANL for detection CANL for detection CANH and CANL for detection		3		Edges		
10.11	.11 N <sub>edge-r</sub> Edge count difference between CANH and CANL for recovery		Normal/RXonly mode. Error 1, 2, 5 or 9.		3		Edges
10.12	t <sub>Dmax</sub>	Diagnostic timeout		15		80	μs
10.13	0.13 t <sub>Hmin</sub> minimum hold time go to sleep					60	μs

#### 1. FUNCTIONAL DESCRIPTION

The L9669 is a monolithic integrated circuit which provides all main functions for an automotive body CAN system. The device guarantees a clearly defined behavior in case of failure to avoid permanent CAN bus errors. It is primarily intended for low speed applications in passenger cars.

#### 1.1 Transceiver

- Supports double wire unshielded busses
- Baud rates up to 125 kBaud
- Single wire operation possible (automatic switching to single wire upon bus failures)
- Bus not loaded in case of unpowered transceiver

The CAN transceiver stage is able to transfer serial data on two independent communication wires either differentially (normal operation) or in case of a single wire fault on the remaining line. The physical bitcoding is done using dominant (transmitter active) and overwritable recessive states. Too long dominant phases are detected internally and further transmission is automatically disabled (malfunction of protocol unit does not affect communication on the bus ("fail safe mechanism")).

#### 1.2 Modes of Operation


Five different functional modes exist to enable or establish the usage of low power or receive only operation.

NSTB	EN	Mode	INH	NERR	RXD	RTL		
0	0	standby	VS		210	<i>y</i>		
0	0	sleep	floating	(if VCC is present)				switched to VS (typ. 13k $\Omega$ )
0	1	"go to sleep"	noating					
1	1	normal		active LOW	HIGH=recessive LOW=dominant	switched to VCC		
		RXonly		error flag	received data	switched to VCC		
1	0	Power on	vs	active LOW VS power-on flag if VCC is present	active LOW wake-up interrupt signal if VCC is present	switched to VS		

Note: Wake-up interrupts are released when entering RXonly or normal mode.

The following state diagram shows these modes and the possible state interactions depending on the input signals NSTB and EN.

Figure 3.



## 1.3 Error Management

Ten different errors on the physical buslines can be distinguished:

N	Type of Errors	Sev	erity
IN	Type of Errors	RX	TX
Errors	caused by damage of the datalines or isolation	<u>.</u>	
1	CANH wire interrupted (floating or tied to termination)	0	0
2	CANL wire interrupted (floating or tied to termination)	0	0
3	CANH short circuit to VS (overvoltage condition)	1	1
4	CANL short circuit to GND (permanently dominant)	2	0
5	CANH short circuit to GND (permanently recessive)	0	2
6	CANL short circuit to VS (overvoltage condition)	1	1
7	CANL shorted to CANH	2	2
Errors	caused by misbehaviour of transceiver stage		
8	CANH short circuit to VCC (permanently dominant)	2	0
9	CANL short circuit to VCC (permanently recessive)	0	2
Errors	caused by defective protocol unit		
10	CANH, CANL driven dominant for more than 1.3 ms	2	2

Not all of these errors leads to a breakdown of the whole communication. So the errors can be categorized into "negligible" (severity 0), "problematic" (severity 1) and "severe" (severity 2).

## **Negligible Errors**

**Transmitter** 

Error 1, 2, 4 or 8: In all cases data still can be transmitted in differential mode.

Receiver

Error 1, 2, 5 or 9: In all cases data still can be received in differential mode.

#### **Problematic Errors**

**Transmitter** 

Error 3 or 6: Data are transmitted using the remaining dataline (single wire).

Receiver

Error 3 or 6: Data are received using the remaining dataline (single wire).

#### **Severe Errors**

**Transmitter** 

Error 5 or 9: Data are transmitted using the remaining dataline after short circuit detection.

Error 7: Data are transmitted on CANH or CANL after overcurrent was detected.

Error 10: Transmission is terminated (fail safe).

Receiver

Error 7: Data are received on CANH or CANL after detection of permanent dominant state.

Error 4 or 8: Data are received on CANH or CANL after short circuit was detected.


Error 10: Data are received normally, error is detected by protocol unit.

Upon any error in normal or RXonly mode the NERR output will be forced LOW and released after error recovery.

#### 1.4 Diagnosis

A serial interface is available to retrieve diagnostic informations. Diagnostic data can be requested by using EN as serial clock and evaluating NERR.

Figure 4.



Readout is initialized by a negative edge on EN and acknowledged by NERR entering HIGH state. Following the next negative edge the first error status bit is displayed on NERR according to the data table below. If no

edge on EN is detected for a time longer than tomax diagnosis is disabled and operation continuous in the mode given by NSTB and EN with NERR showing bus errors or wake-up correspondingly. If the clock continues, the readout sequence starts over again with the initial bit set HIGH.

The following errors are displayable (sequence listed in chronological order):

- error status bit 1 (LSB): HIGH if Error 1 or 5 - error status bit 2: HIGH if Error 2 or 9 - error status bit 3: HIGH if Error 3 - error status bit 4: HIGH if Error 4 - error status bit 5: HIGH if Error 6 - error status bit 6: HIGH if Error 8 - error status bit 7: HIGH if Error 10

- error status bit 8: HIGH if Thermal shutdown of Transceiver


#### 1.5 Protections

A current limiting circuit protects the transmitter outputs against short-circuit to battery, ground and shorted ages are de producits). Obsoleite Producits)

If the junction temperature exceeds a maximum value, the transmitter output stages are disabled.


## 2. APPLICATION CIRCUIT DIAGRAM

Figure 5.



## 3. TEST CIRCUIT FOR DYNAMIC CHARACTERISTICS


Figure 6.




DIM.		mm		inch			
DIW.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Α	1.35		1.75	0.053		0.069	
A1	0.10		0.30	0.004		0.012	
A2	1.10		1.65	0.043		0.065	
В	0.33		0.51	0.013		0.020	
С	0.19		0.25	0.007		0.01	
D (1)	8.55		8.75	0.337		0.344	
Е	3.80		4.0	0.150		0.157	
е		1.27			0.050		
Н	5.8		6.20	0.228		0.244	
h	0.25		0.50	0.01		0.02	
L	0.40		1.27	0.016		0.050	
k		0	° (min.),	8° (max	.)		
ddd			0.10			0.004	

<sup>(1) &</sup>quot;D" dimension does not include mold flash, protusions or gate burrs. Mold flash, protusions or gate burrs shall not exceed 0.15mm per side.

# OUTLINE AND MECHANICAL DATA





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

© 2003 STMicroelectronics - All rights reserved

## STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States www.st.com