January 2008

## FAIRCHILE

**SEMICONDUCTOR** 

# **FAN7316 LCD Backlight Inverter Drive IC**

### **Features**

- High-Efficiency Single-Stage Power Conversion
- Wide Input Voltage Range: 4.5V to 24V
- Backlight Lamp Ballast and Soft Dimming
- Reduces Required External Components
- **Precision Voltage Reference Trimmed to 2%**
- N-N Half-Bridge Topology
- PWM Control at Fixed Frequency
- **Analog and Burst Dimming Function**
- **Burbal Burst Dimming Polarity by ADIM Voltage**
- Striking Frequency Depending on Normal Frequency
- Open-Lamp Protection
- Open-Lamp Regulation
- Short-Circuit Protection
- 20-Pin SOIC

### **Applications**

- LCD TV
- LCD Monitor

### **Ordering Information**



All packages are lead free per JEDEC: J-STD-020B standard.

### **Description**

The FAN7316 is a LCD backlight inverter drive IC that controls N-N half-bridge topology. The FAN7316 can also drive push-pull topology.

The FAN7316 provides a low-cost solution by integrating the external open-lamp protection circuit. The operating voltage of the FAN7316 is wide, so the FAN7316 doesnít need an external regulator to supply the voltage to the IC. The FAN7316 has the internal bootstrap driver, so the external fast recovery diode can be avoided.

The FAN7316 provides various protections, such as open-lamp regulation, arc protection, open-lamp protection, short-circuit protection, and CMP-high protection to increase the system reliability. The FAN7316 provides analog dimming, burst dimming, and burst dimming polarity selection functions.

The FAN7316 is available in a 20-SOIC package.





## **Pin Definitions**



### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.



### **Notes:**

1. Thermal resistance test board. Size: 76.2mm x 114.3mm x 1.6mm (1S0P); JEDEC standard: JESD51-2, JESD51-3.

Assume no ambient airflow.

### **Recommended Operating Ratings**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.



**Notes:** 

3. The  $V<sub>S</sub>$  is tolerant to short negative transient spikes.

### **Pin Breakdown Voltage**



FAN7316 - LCD Backlight Inverter Drive IC **FAN7316 — LCD Backlight Inverter Drive IC** 

### **Electrical Characteristics**

For typical values, T<sub>A</sub>=25°C, V<sub>IN</sub>=18V, and -25°C ≤ T<sub>A</sub> ≤ 85°C, unless otherwise specified. Specifications to -25°C ~ 85°C are guaranteed by design based on final characterization results.



**Note:** 

4. These parameters, although guaranteed, are not 100% tested in production.

FAN7316 - LCD Backlight Inverter Drive IC **FAN7316 — LCD Backlight Inverter Drive IC** 

### **Electrical Characteristics** (Continued)

For typical values, T<sub>A</sub>=25°C, V<sub>IN</sub>=18V, and -25°C ≤ T<sub>A</sub> ≤ 85°C, unless otherwise specified. Specifications to -25°C ~ 85°C are guaranteed by design based on final characterization results.



### **Note:**

5. These parameters, although guaranteed, are not 100% tested in production.



### **Typical Performance Characteristics**















**Figure 3. Start Threshold Voltage vs. Temp. Figure 4. Start Threshold Voltage Hys. vs. Temp.**





**FANS16 - COD Backlight Inverter Drive IC FAN7316 — LCD Backlight Inverter Drive IC** 

### **Typical Performance Characteristics** (Continued)



**Figure 9. Burst Dimming Frequency vs. Temp. Figure 10. V<sub>REF</sub> Voltage vs. Temp.** 









**Figure 11. VREF Line Regulation Voltage vs. Temp. Figure 12. VREF Load Regulation Voltage vs. Temp.** 





**FANS16 - COD Backlight Inverter Drive IC FAN7316 — LCD Backlight Inverter Drive IC** 





**Figure 21. Short-Circuit Protection Voltage vs. Temp. Figure 22. High-Side Output Voltage vs. Temp.**









**FAN7316 — LCD Backlight Inverter Drive IC** 

FAN7316 - LCD Backlight Inverter Drive IC

### **Functional Description**

**UVLO:** The under-voltage lockout (UVLO) circuit guarantees the stable operation of the IC's control circuit by stopping and starting it as a function of the  $V_{IN}$  value. The UVLO circuit turns on the control circuit when  $V_{IN}$ exceeds 4.5V. When  $V_{\text{IN}}$  is lower than 3.9V, the IC's start-up current is less than 150µA.

**ENA:** Applying voltage higher than 2V to the ENA pin enables the IC. Applying voltage lower than 0.7V to the ENA pin disables the IC.

**Internal Main Oscillator:** The internal timing capacitor (CT), 20pF, is charged by the reference current source, which is formed by the timing resistor (RT). The RT voltage is regulated at 1.728V. The sawtooth waveform charges up to 2V. Once CT voltage is reached, the CT begins discharging down to 0.5V. Next, the CT starts charging again and a new switching cycle begins, as shown in Figure 24. The main frequency is programmed by adjusting the  $R_T$  value. The main frequency is calculated as:

$$
f_{\rm OSC} \approx \frac{2736}{R_{\rm T} [K\Omega]} [KHz] \tag{1}
$$



**Figure 24. Main Oscillator Circuit** 

The striking frequency is 1.3 times as high as the main frequency.

**Burst Dimming Oscillator:** The burst capacitor timing (BCT) is charged by the internal reference current source. The triangular waveform charges up to 2V. Once the BCT voltage is reached, the capacitor begins discharging down to 0.5V. Next, the BCT starts charging again and a new switching cycle begins, as shown in Figure 25. The burst dimming frequency is programmed by adjusting BCT value. The burst dimming frequency is calculated as:

$$
f_{\text{OSCB}} \approx \frac{3 \cdot 10^3}{\text{BCT}[nF]} [\text{Hz}] \tag{2}
$$

To avoid visible flicker, the burst dimming frequency should be greater than 120Hz.



**Figure 25. Burst Dimming Oscillator Circuit** 

**Analog Dimming:** There are two kinds of analog dimming polarity: positive analog dimming and negative analog dimming.

For positive analog dimming, the lamp intensity is controlled with the ADIM signal. The lamp intensity is proportional to ADIM signal; as ADIM voltage increases, the lamp intensity increases. Figure 26 shows how to implement negative analog dimming circuit and Figure 27 shows the lamp current waveform vs. DIM in positive analog dimming mode.



**Figure 26. Positive Analog Implementation Circuit** 





For negative analog dimming, the lamp intensity is controlled with the external DIM signal and the resistors. The lamp intensity is inversely proportional to DIM voltage. As DIM voltage increases, the lamp intensity decreases. Figure 28 shows how to implement a negative analog dimming circuit and Figure 29 shows the lamp current waveform vs. DIM in negative analog dimming mode.



**Figure 28. Negative Analog Implementation Circuit** 



**Figure 29. Negative Analog Dimming Waveform** 

**Burst Dimming Polarity Selection:** FAN7316 provides the function to select burst dimming polarity by ADIM pin voltages. If ADIM pin voltage is lower than 3V, positive burst dimming is chosen. Refer to Figure 30.



**Figure 30. Positive Burst Dimming Chosen** 

If the ADIM pin voltage is higher than 3.5V, negative dimming polarity is chosen. Refer to Figure 31.



**Figure 31. Negative Burst Dimming Chosen** 

**Burst Dimming:** There are also two kinds of burst dimming polarity: positive analog dimming and negative analog dimming. The lamp intensity is controlled with the BDIM voltage. By comparing the BDIM voltage with the 0.5~2V triangular waveform of burst dimming oscillator (BCT), the PWM pulse is generated. The PWM pulse controls the CMP voltage by discharging and charging the CMP capacitor.

For positive burst dimming, when BDIM voltage is higher than BCT voltage, the lamp current is turned on. So, 2V on BDIM commands full brightness. The duty cycle of the PWM pulse determines the lamp brightness. The lamp intensity is proportional to BDIM voltage. As BDIM voltage increases, the lamp intensity also increases. Figure 32 shows the lamp current waveform vs. DIM in positive analog dimming mode.





For negative burst dimming, when BDIM voltage is lower than BCT voltage, the lamp current is turned on. So, 0V on BDIM commands full brightness. The duty cycle of the PWM pulse determines the lamp brightness. The lamp intensity is inversely proportional to BDIM voltage. As BDIM voltage increases, the lamp intensity decreases. Figure 32 shows the lamp current waveform vs. DIM in negative analog dimming mode.



**Figure 33. Positive Burst Dimming Operation** 

Burst dimming can be implemented by not only DC voltage, also PWM pulse as BDIM signal. Figure 34 shows how to implement burst dimming by using PWM pulse as BDIM signal.



**Figure 34. Burst Dimming Using an External Pulse** 

During striking mode, burst dimming operation is disabled to guarantee the continuous striking time. Figure 35 shows that burst dimming is disabled during striking mode.



**Figure 35. Burst Dimming During Striking Mode** 

**Output Drives:** FAN7316 is designed to drive high-side and low-side MOSFETs with symmetrical duty cycle. A fixed dead time of 500ns is introduced between two outputs at maximum duty cycle, as shown Figure 36.



**Figure 36. MOSFETs Gate Drive Signal** 

**Bootstrap Operation:** To choose the proper C<sub>BS</sub> value, the external MOSFET can be seen as an equivalent capacitor. This capacitor,  $C_{IN}$ , is related to the MOSFET total gate charge as:

$$
C_{IN} = \frac{Q_{GATE}}{V_{GATE}}
$$
 (3)

The ratio between capacitors  $C_{IN}$  and  $C_{BS}$  is proportional to the cyclical voltage loss:

$$
C_{BS} \gg C_{IN} \tag{4}
$$

For example: if  $Q<sub>GATE</sub>$  is 24nC and  $V<sub>GATE</sub>$  is 10V,  $C<sub>IN</sub>$  is 2.4nF. With  $C_{BS}$ =100nF, the drop is 240mV.

The bootstrap driver introduces a voltage drop due to MOSFET R<sub>DSON</sub> (typical value: 100Ω). The following equation is useful to compute the voltage drop on the bootstrap MOSFET:

$$
V_{DROP} = I_{CHARGE} \bullet R_{DSON} \rightarrow V_{DROP} = \frac{Q_{GATE}}{T_{CHARGE}} \bullet R_{DSON}
$$
 (5)

where  $Q<sub>GATE</sub>$  is the gate charge of the external MOSFET, R<sub>DSON</sub> is the on resistance of the bootstrap MOSFET, and  $T_{\text{CHARGE}}$  is the charging time of the bootstrap capacitor.

For example: If Q<sub>GATE</sub> is 24nC and T<sub>CHARGE</sub> is 10µs, the drop on the bootstrap MOSFET is about 0.24V.

$$
V_{DROP} = \frac{24nC}{10\mu s} \cdot 100\Omega = 0.24V
$$
 (6)

**Protections:** The FAN7316 has several protections: Open-Lamp Regulation (OLR), Arc Protection, Open-Lamp Protection (OLP), Short-Circuit Protection (SCP), CMP-High Protection, and Thermal Shutdown (TSD). All protections are latch-mode protections. The latch is reset when  $V_{\text{IN}}$  falls to the UVLO voltage or ENA is pulled down to GND.

**Open-Lamp Regulation:** When a voltage higher than 2V is applied to the OLR pin, the IC enters regulation mode and controls CMP voltage. The IC limits the lamp voltage by decreasing CMP source current. If the OLR voltage is higher than 1.75V, CMP source current decreases from 100µA to 1.6µA. If the OLR voltage reaches at 2V, CMP source current decreases to 0µA, so CMP voltage remains constant and the lamp voltage also remains constant, as shown in Figure 37. At the same time, the counter based on BCT time starts counting 450 cycles and 32 cycles at striking mode and normal mode, respectively, then the IC enters shutdown, as shown in Figure 38 and Figure 39.



**Figure 37. Open-Lamp Regulation in Striking Mode** 



**Figure 38. Open-Lamp Regulation in Striking Mode** 



**Figure 39. Open-Lamp Regulation in Normal Mode** 

**Arc Protection:** If OLR voltage is higher than 3V, the IC enters shutdown mode after a delay of two CT cycles, as shown in Figure 40.



**Figure 40. Arc Protection** 

**Open-Lamp Protection:** If OLP is lower than 1.5V at initial operation, the IC operates at striking mode for BCT 450 cycles, as shown in Figure 41. If OLP is lower than 1.5V at normal mode, the IC is shut down after a delay of three BCT cycles, as shown in Figure 42.







**Short-Circuit Protection:** If SCP is higher than 2V, the counter based on BCT time starts counting 450 cycles and 32 cycles at striking mode and normal mode, respectively, then the IC enters shutdown, as shown in Figure 43 and Figure 44.



**Figure 43. Short-Circuit Protection in Striking Mode** 



**Figure 44. Short-Circuit Protection in Normal Mode** 

**CMP-High Protection:** If CMP is higher than 3V, the counter based on BCT time starts counting 450 cycles and 32 cycles at striking mode and normal mode, respectively, then the IC enters shutdown, as shown in Figure 45 and Figure 46.

**CMP-High Protection:** If CMP is higher than 3V, the counter based on BCT time starts counting 450 cycles and 32 cycles at striking mode and normal mode, respectively, then the IC enters shutdown, as shown in Figure 45 and Figure 46.



**Figure 45. CMP-High Protection in Striking Mode** 



**Figure 46. CMP-High Protection in Normal Mode** 

**Thermal Shutdown:** The IC provides the function to detect the abnormal over-temperature. If the IC temperature exceeds approximately 150°C, the thermal shutdown triggers.

FAN7316 - LCD Backlight Inverter Drive **FAN7316 — LCD Backlight Inverter Drive IC**   $\bar{\sigma}$ 

#### **Typical Application Circuit (LCD Backlight Inverter)**  Application | Device | Input Voltage Range | Number of lamps 19-Inch LCD Monitor | FAN7316 14.5±10% | 4 **1. Features**  ■ High-Efficiency Single-Stage Power Conversion ■ N-N Half-Bridge Topology Reduces Required External Components Enhanced System Reliability through Protection Functions **F1 CN2 35001WR-02A LTM190EX TX1 FUSE C1 330u C2 1u C3 1u** 1 1 **CN1 35001WR-02A** 0 2 0 0 2 1 **OLP3 OLP4 OLR** 0 0 0 **C9 3p** 0 **C8 C6 1u 3p**  $2<sub>1</sub>$ **C5 R1 R24 R2 R3 10n 30k 0R OLP4 OLP3 100k 100k R4 C10 R5 C11 M1 D2 10k 2.7n 10k 2.7n** OLR BCT RT မ္မ **BAV70 CN5** OLP3 OLP4 S OUTH VB VREF VIN SN1 DN1 **R6 R7** 0 0 0 0 1 **IC1 R31 D3 680 680** 2 **15V BAV70** GN1 DN1 **FAN7316 10R C4 10u CN4** 0 0 6 SN2 III DN2 **35001WR-02A DIM(0~3.3V) R30 TX2** 1 **ON/OFF** GN2 DN2 **B**  $\overline{5}$ **10R** 10 E<br>0 OLP2 ອ<br>ລ **C7 10u** e<br>C ENA GND **CN3** FB **AOP800 35001WR-02A**  $\mathbf{r}$ **12505WR-10** 1 0 1 **R8 R9** 0  $100k$   $100k$   $12k$ **100k C15 C16 3p** 0 **C12 N.C. 3p** 2 2 **33n OLP2 OLP1 R22 OLP1 OLP2** <sup>0</sup> **R27 C13 1u R14 C18 R15 C19 0R R13 10k R29 D4 10k 2.7n 10k 2.7n REF 100k 0 BAV70 R12 N.C. R12 R23 R23 N.C. OLR R10 R17 R16** 0 0 0 0 **12k 75k D5 680 680** 0 **R18 BAV70 100k** 0 **100k** 0 **100k** 0 **100k C21 4.7n R11 9.1k** 0 0 **C14 0.1u** 0 **R28** 0 0 **R20 20k C20 R19 10k R21 C17 10n 1n 10k 20k** 0 0 0 **Figure 47. Typical Application Circuit 2. Transformer Schematic Diagram**  ➀ ⊚ C  $\equiv$  $\equiv$ E Ξ Е 6 (7)  $\Box$  $\overline{\phantom{0}}$ 9 654 32 **Figure 48. Transformer Schematic Diagram 3. Core & Bobbin**  Core: EFD2126 ■ Material: PL7 Bobbin: EFD2126



### **4. Winding Specification**



### **5. BOM of the Application Circuit**





*Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/*



#### SEMICONDUCTOR



#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.



\* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

PRODUCT STATUS DEFINITIONS

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



T