

HA5023

Dual 125MHz Video CurrentFeedback Amplifier

FN3393 Rev 9.00 September 30, 2015

The HA5023 is a wide bandwidth high slew rate dual amplifier optimized for video applications and gains between 1 and 10. It is a current feedback amplifier and thus yields less bandwidth degradation at high closed loop gains than voltage feedback amplifiers.

The low differential gain and phase, 0.1dB gain flatness, and ability to drive two back terminated 75Ω cables, make this amplifier ideal for demanding video applications.

The current feedback design allows the user to take advantage of the amplifier's bandwidth dependency on the feedback resistor. By reducing R_{F} , the bandwidth can be increased to compensate for decreases at higher closed loop gains or heavy output loads.

The performance of the HA5023 is very similar to the popular Intersil HA-5020.

Ordering Information

PART NUMBER	PART MARKING	TEMP. RANGE (°C)	PACKAGE	PKG. DWG.#
HA5023IPZ (Note) (No longer available, recommended replacement: HA5023IBZ)	HA5023IPZ	-40 to 85	8 Ld PDIP* (Pb-free)	E8.3
HA5023IBZ (Note)	5023IBZ	-40 to 85	8 Ld SOIC (Pb-free)	M8.15
HA5023IBZ96 (Note)	5023IBZ	-40 to 85	8 Ld SOIC Tape and Reel (Pb-free)	M8.15

^{*}Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Features


Wide Unity Gain Bandwidth
• Slew Rate
• Input Offset Voltage
Differential Gain
Differential Phase
Supply Current (per Amplifier) 7.5mA
• ESD Protection

- Guaranteed Specifications at ±5V Supplies
- · Pb-Free Plus Anneal Available (RoHS Compliant)

Applications

- · Video Gain Block
- · Video Distribution Amplifier/RGB Amplifier
- · Flash A/D Driver
- · Current to Voltage Converter
- · Medical Imaging
- · Radar and Imaging Systems
- · Video Switching and Routing

Pinout



Absolute Maximum Ratings

DC Input Voltage (Note 3) ±V _{SUPPLY}
Differential Input Voltage
Output Current (Note 4)Short Circuit Protected
ESD Rating (Note 3)
Human Body Model (Per MIL-STD-883 Method 3015.7) 2000V
Operating Conditions

Voltage Between V+ and V- Terminals......36V

Operating Conditions

Temperature Range	40°C to 85°C
Supply Voltage Range (Typical)	±4.5V to ±15V

Thermal Information

Thermal Resistance (Typical, Note 2)	θ _{JA} (°C/W)
PDIP Package*	130
SOIC Package	
Maximum Junction Temperature (Note 1)	
Maximum Junction Temperature (Plastic Package, Note	: 1) 150°C
Maximum Storage Temperature Range65	s°C to 150°C
Maximum Lead Temperature (Soldering 10s) (SOIC - Lead Tips Only)	300°C

^{*}Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

- 1. Maximum power dissipation, including output load, must be designed to maintain junction temperature below 175°C for die, and below 150°C for plastic packages. See Application Information section for safe operating area information.
- 2. $\theta_{\mbox{\scriptsize JA}}$ is measured with the component mounted on an evaluation PC board in free air.
- 3. The non-inverting input of unused amplifiers must be connected to GND.
- 4. Output is protected for short circuits to ground. Brief short circuits to ground will not degrade reliability, however, continuous (100% duty cycle) output current should not exceed 15mA for maximum reliability.

Electrical Specifications V_{SUPPLY} = $\pm 5V$, R_F = $1k\Omega$, A_V = +1, R_L = 400Ω , $C_L \le 10pF$, Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	(NOTE 9) TEST LEVEL	TEMP.	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS	<u> </u>		•				
Input Offset Voltage (VIO)		Α	25	-	0.8	3	mV
		Α	Full	-	-	5	mV
Delta V _{IO} Between Channels		А	Full	-	1.2	3.5	mV
Average Input Offset Voltage Drift		В	Full	-	5	-	μV/°C
V _{IO} Common Mode Rejection Ratio	Note 5	А	25	53	-	-	dB
		Α	Full	50	-	-	dB
V _{IO} Power Supply Rejection Ratio	$\pm 3.5 \text{V} \le \text{V}_{\text{S}} \le \pm 6.5 \text{V}$	А	25	60	-	-	dB
		Α	Full	55	-	-	dB
Input Common Mode Range	Note 5	А	Full	±2.5	-	-	V
Non-Inverting Input (+IN) Current		А	25	-	3	8	μА
		Α	Full	-	-	20	μА
+IN Common Mode Rejection	Note 5	А	25	-	-	0.15	μΑ/V
$(+I_{BCMR} = \frac{1}{+R_{IN}})$		Α	Full	-	-	0.5	μΑ/V
+IN Power Supply Rejection	$\pm 3.5 \text{V} \le \text{V}_{\text{S}} \le \pm 6.5 \text{V}$	А	25	-	-	0.1	μΑ/V
		Α	Full	-	-	0.3	μΑ/V
Inverting Input (-IN) Current		А	25, 85	-	4	12	μА
		Α	-40	-	10	30	μА
Delta -IN BIAS Current Between Channels		А	25, 85	-	6	15	μА
		Α	-40	-	10	30	μА



Electrical Specifications $V_{SUPPLY} = \pm 5V$, $R_F = 1k\Omega$, $A_V = +1$, $R_L = 400\Omega$, $C_L \le 10pF$, Unless Otherwise Specified (Continued)

PARAMETER	TEST CONDITIONS	(NOTE 9) TEST LEVEL	TEMP.	MIN	TYP	MAX	UNITS
-IN Common Mode Rejection	Note 5	Α	25	-	-	0.4	μΑ/V
		Α	Full	-	-	1.0	μ A /V
-IN Power Supply Rejection	$\pm 3.5 \text{V} \le \text{V}_{\text{S}} \le \pm 6.5 \text{V}$	Α	25	-	-	0.2	μ A /V
		Α	Full	-	-	0.5	μ A /V
Input Noise Voltage	f = 1kHz	В	25	-	4.5	-	nV/√ Hz
+Input Noise Current	f = 1kHz	В	25	-	2.5	-	pA/√ Hz
-Input Noise Current	f = 1kHz	В	25	-	25.0	-	pA/√ Hz
TRANSFER CHARACTERISTICS			1	<u>I</u>		I	-1
Transimpedence	Note 11	А	25	1.0	-	-	MΩ
		Α	Full	0.85	-	-	ΜΩ
Open Loop DC Voltage Gain	$R_L = 400\Omega$, $V_{OUT} = \pm 2.5V$	А	25	70	-	-	dB
		Α	Full	65	-	-	dB
Open Loop DC Voltage Gain	$R_L = 100\Omega$, $V_{OUT} = \pm 2.5V$	А	25	50	-	-	dB
		Α	Full	45	-	-	dB
OUTPUT CHARACTERISTICS		1	1			l	-1
Output Voltage Swing	$R_L = 150\Omega$	Α	25	±2.5	±3.0	-	V
		Α	Full	±2.5	±3.0	-	V
Output Current	$R_L = 150\Omega$	В	Full	±16.6	±20.0	-	mA
Output Current, Short Circuit	$V_{IN} = \pm 2.5 V$, $V_{OUT} = 0 V$	Α	Full	±40	±60	-	mA
POWER SUPPLY CHARACTERISTICS	<u> </u>	1		1		I	1
Supply Voltage Range		Α	25	5	-	15	V
Quiescent Supply Current		Α	Full	-	7.5	10	mA/Op Amp
AC CHARACTERISTICS (A _V = +1)	<u> </u>	1		1		I	1
Slew Rate	Note 6	В	25	275	350	-	V/μs
Full Power Bandwidth	Note 7	В	25	22	28	-	MHz
Rise Time	Note 8	В	25	-	6	-	ns
Fall Time	Note 8	В	25	-	6	-	ns
Propagation Delay	Note 8	В	25	-	6	-	ns
Overshoot		В	25	-	4.5	-	%
-3dB Bandwidth	V _{OUT} = 100mV	В	25	-	125	-	MHz
Settling Time to 1%	2V Output Step	В	25	-	50	-	ns
Settling Time to 0.25%	2V Output Step	В	25	-	75	-	ns

$\textbf{Electrical Specifications} \qquad \text{V_{SUPPLY} = $\pm 5V$, R_F = $1k\Omega$, A_V = ± 1, R_L = 400Ω, $C_L \le 10pF$, Unless Otherwise Specified \textbf{(Continued)}$}$

PARAMETER	TEST CONDITIONS	(NOTE 9) TEST LEVEL	TEMP. (°C)	MIN	TYP	MAX	UNITS
AC CHARACTERISTICS (A _V = +2, R _f	= = 681Ω)					<u>I</u>	
Slew Rate	Note 6	В	25	-	475	-	V/μs
Full Power Bandwidth	Note 7	В	25	-	26	-	MHz
Rise Time	Note 8	В	25	-	6	-	ns
Fall Time	Note 8	В	25	-	6	-	ns
Propagation Delay	Note 8	В	25	-	6	-	ns
Overshoot		В	25	-	12	-	%
-3dB Bandwidth	V _{OUT} = 100mV	В	25	-	95	-	MHz
Settling Time to 1%	2V Output Step	В	25	-	50	-	ns
Settling Time to 0.25%	2V Output Step	В	25	-	100	-	ns
Gain Flatness	5MHz	В	25	-	0.02	-	dB
	20MHz	В	25	-	0.07	-	dB
AC CHARACTERISTICS (A _V = +10, F	$R_{F} = 383\Omega$)		ı				
Slew Rate	Note 6	В	25	350	475	-	V/μs
Full Power Bandwidth	Note 7	В	25	28	38	-	MHz
Rise Time	Note 8	В	25	-	8	-	ns
Fall Time	Note 8	В	25	-	9	-	ns
Propagation Delay	Note 8	В	25	-	9	-	ns
Overshoot		В	25	-	1.8	-	%
-3dB Bandwidth	V _{OUT} = 100mV	В	25	-	65	-	MHz
Settling Time to 1%	2V Output Step	В	25	-	75	-	ns
Settling Time to 0.1%	2V Output Step	В	25	-	130	-	ns
VIDEO CHARACTERISTICS	1		1		1	1	<u> </u>
Differential Gain (Note 10)	$R_L = 150\Omega$	В	25	-	0.03	-	%
Differential Phase (Note 10)	R _L = 150Ω	В	25	-	0.03	-	0

NOTES:

- 5. V_{CM} = ± 2.5 V. At -40°C Product is tested at V_{CM} = ± 2.25 V because Short Test Duration does not allow self heating.
- 6. V_{OUT} switches from -2V to +2V, or from +2V to -2V. Specification is from the 25% to 75% points.

7. FPBW =
$$\frac{\text{Slew Rate}}{2\pi V_{\text{PEAK}}}$$
; $V_{\text{PEAK}} = 2V$.

- 8. $R_L = 100\Omega$, $V_{OUT} = 1V$. Measured from 10% to 90% points for rise/fall times; from 50% points of input and output for propagation delay.
- 9. A. Production Tested; B. Typical or Guaranteed Limit based on characterization; C. Design Typical for information only.
- 10. Measured with a VM700A video tester using an NTC-7 composite VITS.
- 11. V_{OUT} = ± 2.5 V. At -40°C Product is tested at V_{OUT} = ± 2.25 V because Short Test Duration does not allow self heating.

Test Circuits and Waveforms




FIGURE 1. TEST CIRCUIT FOR TRANSIMPEDANCE MEASUREMENTS




FIGURE 2. SMALL SIGNAL PULSE RESPONSE CIRCUIT





FIGURE 3. LARGE SIGNAL PULSE RESPONSE CIRCUIT


NOTE:

12. A series input resistor of ≥100Ω is recommended to limit input currents in case input signals are present before the HA5023 is powered up.



Vertical Scale: V_{IN} = 100mV/Div., V_{OUT} = 100mV/Div. Horizontal Scale: 20ns/Div.






Vertical Scale: $V_{IN} = 1V/Div.$, $V_{OUT} = 1V/Div.$ Horizontal Scale: 50ns/Div.

FIGURE 5. LARGE SIGNAL RESPONSE

Schematic Diagram (One Amplifier of Two)



Application Information

Optimum Feedback Resistor

The plots of inverting and non-inverting frequency response, see Figure 8 and Figure 9 in the typical performance section, illustrate the performance of the HA5023 in various closed loop gain configurations. Although the bandwidth dependency on closed loop gain isn't as severe as that of a voltage feedback amplifier, there can be an appreciable decrease in bandwidth at higher gains. This decrease may be minimized by taking advantage of the current feedback amplifier's unique relationship between bandwidth and R_F. All current feedback amplifiers require a feedback resistor. even for unity gain applications, and R_F, in conjunction with the internal compensation capacitor, sets the dominant pole of the frequency response. Thus, the amplifier's bandwidth is inversely proportional to R_F. The HA5023 design is optimized for a 1000Ω R_F at a gain of +1. Decreasing R_F in a unity gain application decreases stability, resulting in excessive peaking and overshoot. At higher gains the amplifier is more stable, so RF can be decreased in a tradeoff of stability for bandwidth.

The table below lists recommended R_F values for various gains, and the expected bandwidth.

GAIN (A _{CL})	R _F (Ω)	BANDWIDTH (MHz)
-1	750	100
+1	1000	125
+2	681	95
+5	1000	52
+10	383	65
-10	750	22

PC Board Layout

The frequency response of this amplifier depends greatly on the amount of care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended. If leaded components are used the leads must be kept short especially for the power supply decoupling components and those components connected to the inverting input.

Attention must be given to decoupling the power supplies. A large value ($10\mu F$) tantalum or electrolytic capacitor in parallel with a small value ($0.1\mu F$) chip capacitor works well in most cases.

A ground plane is strongly recommended to control noise. Care must also be taken to minimize the capacitance to ground seen by the amplifier's inverting input (-IN). The larger this capacitance, the worse the gain peaking, resulting in pulse overshoot and possible instability. It is recommended that the ground plane be removed under

traces connected to -IN, and that connections to -IN be kept as short as possible to minimize the capacitance from this node to ground.

Driving Capacitive Loads

Capacitive loads will degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases the oscillation can be avoided by placing an isolation resistor (R) in series with the output as shown in Figure 6.




FIGURE 6. PLACEMENT OF THE OUTPUT ISOLATION RESISTOR, R

The selection criteria for the isolation resistor is highly dependent on the load, but 27Ω has been determined to be a good starting value.

Power Dissipation Considerations

Due to the high supply current inherent in dual amplifiers, care must be taken to insure that the maximum junction temperature ($T_{\rm J}$, see Absolute Maximum Ratings) is not exceeded. Figure 7 shows the maximum ambient temperature versus supply voltage for the available package styles (Plastic DIP, SOIC). At $\pm5\rm V_{DC}$ quiescent operation both package styles may be operated over the full industrial range of -40°C to 85°C. It is recommended that thermal calculations, which take into account output power, be performed by the designer.




FIGURE 7. MAXIMUM OPERATING AMBIENT TEMPERATURE VS SUPPLY VOLTAGE




FIGURE 8. NON-INVERTING FREQENCY RESPONSE




FIGURE 10. PHASE RESPONSE AS A FUNCTION OF FREQUENCY




FIGURE 12. BANDWIDTH AND GAIN PEAKING VS FEEDBACK RESISTANCE




FIGURE 9. INVERTING FREQUENCY RESPONSE




FIGURE 11. BANDWIDTH AND GAIN PEAKING VS FEEDBACK RESISTANCE




FIGURE 13. BANDWIDTH AND GAIN PEAKING vs LOAD RESISTANCE




FIGURE 14. BANDWIDTH vs FEEDBACK RESISTANCE




FIGURE 16. DIFFERENTIAL GAIN vs SUPPLY VOLTAGE




FIGURE 18. DISTORTION vs FREQUENCY




FIGURE 15. SMALL SIGNAL OVERSHOOT VS LOAD RESISTANCE




FIGURE 17. DIFFERENTIAL PHASE vs SUPPLY VOLTAGE




FIGURE 19. REJECTION RATIOS vs FREQUENCY






FIGURE 20. PROPAGATION DELAY vs TEMPERATURE




FIGURE 22. FIGURE 22. SLEW RATE vs TEMPERATURE




FIGURE 24. INVERTING GAIN FLATNESS vs FREQUENCY




FIGURE 21. PROPAGATION DELAY vs SUPPLY VOLTAGE




FIGURE 23. NON-INVERTING GAIN FLATNESS vs FREQUENCY




FIGURE 25. INPUT NOISE CHARACTERISTICS




FIGURE 26. INPUT OFFSET VOLTAGE vs TEMPERATURE




FIGURE 27. +INPUT BIAS CURRENT vs TEMPERATURE




FIGURE 28. -INPUT BIAS CURRENT vs TEMPERATURE




FIGURE 29. TRANSIMPEDANCE vs TEMPERATURE




FIGURE 30. SUPPLY CURRENT vs SUPPLY VOLTAGE




FIGURE 31. REJECTION RATIO vs TEMPERATURE




FIGURE 32. SUPPLY CURRENT vs DISABLE INPUT VOLTAGE




FIGURE 34. OUTPUT SWING vs LOAD RESISTANCE




FIGURE 36. INPUT BIAS CURRENT CHANGE BETWEEN CHANNELS vs TEMPERATURE




FIGURE 33. OUTPUT SWING vs TEMPERATURE




FIGURE 35. INPUT OFFSET VOLTAGE CHANGE BETWEEN CHANNELS vs TEMPERATURE





FIGURE 37. CHANNEL SEPARATION vs FREQUENCY






FIGURE 38. DISABLE FEEDTHROUGH vs FREQUENCY

FIGURE 39. TRANSIMPEDANCE vs FREQUENCY




FIGURE 40. TRANSIMPEDENCE vs FREQUENCY

Die Characteristics

DIE DIMENSIONS:

 $1650 \mu m \ x \ 2540 \mu m \ x \ 483 \mu m$

METALLIZATION:

Type: Metal 1: AlCu (1%) Thickness: Metal 1: 8kÅ ±0.4kÅ

Type: Metal 2: AlCu (1%)

Thickness: Metal 2: 16kÅ ±0.8kÅ

SUBSTRATE POTENTIAL (Powered Up):

V-

PASSIVATION:

Type: Nitride

Thickness: 4kÅ ±0.4kÅ

TRANSISTOR COUNT:


124

PROCESS:

High Frequency Bipolar Dielectric Isolation

Metallization Mask Layout

HA5023



Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

DATE	REVISION	CHANGE
September 30, 2015	FN3393.9	- Updated Ordering Information Table on page 1 Added Revision History Added About Intersil Verbiage Updated POD M8.15 to latest revision changes are as follow: -Revision 1 to Revision 2 Changes: Updated to new POD format by removing table and moving dimensions onto drawing and adding land pattern -Revision 2 to Revision 3 Changes: Changed in Typical Recommended Land Pattern the following:
		2.41(0.095) to 2.20(0.087) 0.76 (0.030) to 0.60(0.023) 0.200 to 5.20(0.205) -Revision 3 to Revision 4 Changes: Changed Note 1 "1982" to "1994"

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support.

© Copyright Intersil Americas LLC 1998-2015. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html


Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



Dual-In-Line Plastic Packages (PDIP)



NOTES:

- Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and eA are measured with the leads constrained to be perpendicular to datum -C-.
- 7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
- B1 maximum dimensions do not include dambar protrusions.
 Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E8.3 (JEDEC MS-001-BA ISSUE D) 8 LEAD DUAL-IN-LINE PLASTIC PACKAGE


	INC	ICHES MILLIMETERS			
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
С	0.008	0.014	0.204	0.355	-
D	0.355	0.400	9.01	10.16	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100	BSC	2.54 BSC		-
e _A	0.300	BSC	7.62 BSC		6
e _B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	8	3	8	9	


Rev. 0 12/93


Package Outline Drawing


M8.15

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 4, 1/12









NOTES:

- 1. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- Package length does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 3. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 5. Terminal numbers are shown for reference only.
- The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
- 8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.