Designer's™ Data Sheet

# TMOS E-FET ™ High Energy Power FET

# N-Channel Enhancement-Mode Silicon Gate

This advanced high voltage TMOS E-FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Capability Specified at Elevated Temperature
- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery Time Comparable to Discrete Fast Recovery Diode



ON Semiconductor®

http://onsemi.com


TMOS POWER FET 5.0 AMPERES, 400 VOLTS

 $R_{DS(on)} = 1.0 \Omega$ 



TO-220AB CASE 221A-06 Style 5





**Designer's Data for "Worst Case" Conditions** — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

Preferred devices are Motorola recommended choices for future use and best overall value.

#### **MAXIMUM RATINGS** (T<sub>C</sub> = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	400	Vdc
Drain-Gate Voltage (R <sub>GS</sub> = 1.0 MΩ)	$V_{DGR}$	400	Vdc
Gate-Source Voltage — Continuous — Non-repetitive	$V_{GS}$	±20 ±40	Vdc Vpk
Drain Current — Continuous — Pulsed	I <sub>D</sub> I <sub>DM</sub>	5.0 12	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	P <sub>D</sub>	75 0.6	Watts W/°C
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C

#### UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS (T<sub>J</sub> < 150°C)

Single Pulse Drain-to-Source Avalanche Energy — T <sub>J</sub> = 25°C	W <sub>DSR</sub> (1)	290	mJ
— T <sub>J</sub> = 100°C		46	
Repetitive Pulse Drain-to-Source Avalanche Energy	W <sub>DSR</sub> (2)	7.4	

#### THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	R <sub>θJC</sub> R <sub>θJA</sub>	1.67 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	T <sub>L</sub>	260	°C

 $<sup>(1)</sup> V_{DD} = 50 V, I_D = 5.0 A$ 

<sup>(2)</sup> Pulse Width and frequency is limited by T<sub>J</sub>(max) and thermal response

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Cha	Symbol	Min	Тур	Max	Unit	
FF CHARACTERISTICS					_	_
Drain-to-Source Breakdown Voltage ( $V_{GS}$ = 0, $I_D$ = 250 $\mu$ Adc)	V <sub>(BR)DSS</sub>	400	_	_	Vdc	
Zero Gate Voltage Drain Current ( $V_{DS} = 400 \text{ V}, V_{GS} = 0$ ) ( $V_{DS} = 320 \text{ V}, V_{GS} = 0, T_J = 125^{\circ}$	I <sub>DSS</sub>	_ _	_	0.25 1.0	mAdc	
Gate-Body Leakage Current, Forw	vard (V <sub>GSF</sub> = 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSSF</sub>	_	_	100	nAdc
Gate-Body Leakage Current, Revo	erse (V <sub>GSR</sub> = 20 Vdc, V <sub>DS</sub> = 0)	I <sub>GSSR</sub>	_	_	100	nAdc
N CHARACTERISTICS*						
Gate Threshold Voltage ( $V_{DS} = V_{GS}$ , $I_D = 250 \mu Adc$ ) ( $T_J = 125^{\circ}C$ )		V <sub>GS(th)</sub>	2.0 1.5	<u> </u>	4.0 3.5	Vdc
Static Drain-Source On-Resistanc	e (V <sub>GS</sub> = 10 Vdc, I <sub>D</sub> = 2.5 Adc)	R <sub>DS(on)</sub>	_	0.8	1.0	Ohm
Drain–Source On–Voltage ( $V_{GS}$ = 10 Vdc) ( $I_D$ = 5.0 A) ( $I_D$ = 2.5 A, $T_J$ = 100°C)			<u> </u>	₹ <sup>C</sup>	6.2 5.0	Vdc
Forward Transconductance (V <sub>DS</sub> =	15 Vdc, I <sub>D</sub> = 2.5 Adc)	g <sub>FS</sub>	2.0	<u>75 '</u>	=	mhos
YNAMIC CHARACTERISTICS			/			
Input Capacitance		C <sub>iss</sub>	<del>-</del> G	775	_	pF
Output Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, \\ f = 1.0 \text{ MHz})$	C <sub>oss</sub>	0-16	96	_	
Transfer Capacitance		C <sub>rss</sub>		22	_	
WITCHING CHARACTERISTICS*		9 65	O,			
Turn-On Delay Time	5	t <sub>d(on)</sub>		24	_	ns
Rise Time	$(V_{DD} = 250 \text{ V}, I_D \approx 5.0 \text{ A},$ $R_G = 12 \Omega, R_L = 50 \Omega,$	t <sub>r</sub>	_	34	_	
Turn-Off Delay Time	$V_{GS(on)} = 10 \text{ V}$	t <sub>d(off)</sub>	_	60	_	
Fall Time	100	t <sub>f</sub>	_	36	_	
Total Gate Charge		Q <sub>g</sub>	_	27	32	nC
Gate-Source Charge	$(V_{DS} = 320 \text{ V}, I_D = 5.0 \text{ A}, V_{GS} = 10 \text{ V})$	Q <sub>gs</sub>	_	3.5	_	
Gate-Drain Charge	AHIMAAAAA	Q <sub>gd</sub>	_	14	_	
OURCE-DRAIN DIODE CHARACT	TERISTICS*					
Forward On-Voltage	co.ek.	V <sub>SD</sub>	_	_	1.4	Vdc
Forward Turn-On Time	$(I_S = 5.0 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s})$	t <sub>on</sub>		**		ns
Reverse Recovery Time	SYON	t <sub>rr</sub>	_	_	660	
ITERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)		L <sub>d</sub>	_	3.5 4.5	_	nH
Internal Source Inductance	L <sub>s</sub>	_	7.5	_	1	

<sup>\*</sup>Indicates Pulse Test: Pulse Width = 300  $\mu$ s Max, Duty Cycle  $\leq$  2.0%.

#### TYPICAL ELECTRICAL CHARACTERISTICS

<sup>\*\*</sup> Limited by circuit inductance.




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation
With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation
With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation
With Temperature

#### SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area



The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

#### **SWITCHING SAFE OPERATING AREA**

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current,  $I_{DM}$  and the breakdown voltage,  $V_{(BR)DSS}$ . The switching SOA shown in Figure 8 is




Figure 8. Maximum Rated Switching Safe Operating Area

applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.






Figure 9. Resistive Switching Time Variation versus Gate Resistance





GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-To-Source Voltage

#### **COMMUTATING SAFE OPERATING AREA (CSOA)**

The Commutating Safe Operating Area (CSOA) of Figure 14 defines the limits of safe operation for commutated source–drain current versus re–applied drain voltage when the source–drain diode has undergone forward bias. The curve shows the limitations of  $I_{FM}$  and peak  $V_{DS}$  for a given rate of change of source current. It is applicable when waveforms similar to those of Figure 11 are present. Full or half–bridge PWM DC motor controllers are common applications requiring CSOA data.

Device stresses increase with increasing rate of change of source current so  $dl_s/dt$  is specified with a maximum value. Higher values of  $dl_s/dt$  require an appropriate derating of  $l_{FM}$ , peak  $V_{DS}$  or both. Ultimately  $dl_s/dt$  is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during  $t_{rr}$  as the diode goes from conduction to reverse blocking.

 $V_{DS(pk)}$  is the peak drain-to-source voltage that the device must sustain during commutation;  $I_{FM}$  is the maximum forward source-drain diode current just prior to the onset of commutation.

 $V_R$  is specified at 80% of  $V_{(BR)DSS}$  to ensure that the CSOA stress is maximized as  $I_S$  decays from  $I_{RM}$  to zero.




Figure 13. Commutating Safe Operating Area (CSOA)

Stray inductances in Motorola's test circuit are assumed to be practical minimums. dV<sub>DS</sub>/dt in excess of 10 V/ns was attained with dls/dt of 400 A/tts.




Figure 15. Commutating Waveforms




Figure 14. Commutating Safe Operating Area Test Circuit




Figure 16. Unclamped Inductive Switching Test Circuit





Figure 17. Unclamped Inductive Switching Waveforms

### **RESISTIVE SWITCHING**



\*Note: The Mirror is shorted to the Kelvin terminal for this test

Figure 18. Switching Test Circuit







Figure 19. Switching Waveforms



#### PACKAGE DIMENSIONS

#### **CASE 221A-06 ISSUE Y**





# NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
  DIMENSION Z DEFINES A ZONE WHERE ALL **BODY AND LEAD IRREGULARITIES ARE** ALLOWED.

<	A   II						
t T	↓				HES		ETERS
^	<del></del>		DIM	MIN	MAX	MIN	MAX
A	<b>A</b> [ ]		A	0.570	0.620	14.48	15.75
1	u_	STYLE 5:	В	0.380	0.405	9.66	10.28
<b>_</b> _	° 🕌	PIN 1. GATE	C	0.160	0.190	4.07 0.64	4.82 0.88
<b>↑</b>	<b>I</b>	2. DRAIN 3. SOURCE	F	0.023	0.033	3.61	3.73
ĸ	<b>I</b>	4. DRAIN	Ġ	0.095	0.105	2.42	2.66
IX	<b>I</b>		H	0.110	0.155	2.80	3.93
<b>\</b>	<b>I</b>		J	0.018	0.025	0.46	0.64
<b>L</b>	ii I		K	0.500	0.562	12.70	14.27
	R → -		L	0.045	0.060	1.15	1.52
			N Q	0.190	0.210	4.83 2.54	5.33 3.04
	J—>⊨		R	0.080	0.110	2.04	2.79
			S	0.045	0.055	1.15	1.39
_			Т	0.235	0.255	5.97	6.47
D		· ·	U	0.000	0.050	0.00	1.27
			V	0.045	0.000	1.15	
					0.080		2.04
					11.	)	
		<b>A</b> . <b>V</b>		) ` .			
			$\mathbf{G}$				
		(0)		- W.			
		SIM		100			
		92 -42					
		0 5	$\mathbf{O}$	·			
		S OF WI	>				
		1, 0, 11,					
	(C) <sup>*</sup>						
		O, $X$					
	~~~~~						
	O, X						
	Co						
▼ .							
		~					
	$,$ $\langle U_i, \langle U_i \rangle$	•					
•	B. B.						
	, C)						
	ON						
(C)	07						
. 0 1							
(1) A							
X	r						
of Motorola Inc	TMOS is a registered tra	demark of Motorola Inc					
, or motoroid, illo.	imoo is a registered tra	admain of Motorola, IIIc.					
narks of Motorola, Inc.	TMOS is a registered tra	demark of Motorola, Inc.					

E-FET and Designer's are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) solicit esserves the right to make changes without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative