

4-Bank×1,048,576-Word×16-Bit SYNCHRONOUS DYNAMIC RAM

DESCRIPTION

The MD56V62160M-xxTA is a 4-Bank \times 1,048,576-word \times 16-bit Synchronous dynamic RAM. The device operates at 3.3V. The inputs and outputs are LVTTL compatible.


FEATURES

Product Name	MD56V62160M-XXTA
Organization	4Bank x 1,048,576Word x 16Bit
Address Size	4,096Row x 256Column
Power Supply VCC (Core)	3.3V±0.3V
Power Supply VCCQ (I/O)	3.3V±0.3V
Interface	LVTTL compatible
Operating Frequency	Max. 143MHz (Speed Rank 7)
Operating Temperature	0 to +70°C
/CAS Latency	2, 3
Burst Length	1, 2, 4, 8, Full page
Burst Type	Sequential, Interleave
Write Mode	Burst, Single
Refresh	Auto-Refresh, 4,096cycle/64ms, Self-Refresh

PRODUCT FAMILY

VCC	Family	May Fraguenay	Access Time (Max.)			
VCC	Family	Max. Frequency	tAC2	tAC3		
	MD56V62160M -7TA	143MHz	5.4ns	5.4ns		
3.0V~3.6V	MD56V62160M -75TA	133MHz	5.4ns	5.4ns		
3.00~3.00	MD56V62160M -8TA	125MHz	6ns	6ns		
	MD56V62160M -10TA	100MHz	6ns	6ns		

PIN CONFIGURATION (TOP VIEW)



54-Pin Plastic TSOP(II) (K Type)

Pin Name	Function	Pin Name	Function
CLK	System Clock	UDQM, LDQM	Data Input / Output Mask
/CS	Chip Select	DQi	Data Input / Output
CKE	Clock Enable	VCC	Power Supply (3.3V)
A0 – A11	Address	VSS	Ground (0V)
A12,A13	Bank Select Address	VCCQ	Data Output Power Supply (3.3V)
/RAS	Row Address Strobe	VSSQ	Data Output Ground (0V)
/CAS	Column Address Strobe	NC	No Connection
/WE	Write Enable		

Note: The same power supply voltage must be provided to every VCC pin .

The same power supply voltage must be provided to every VCCQ pin.

The same GND voltage level must be provided to every VSS pin and VSSQ pin.

PIN DESCRIPTION

CLK	Clock (Input) Fetches all inputs at the "H" edge.
СКЕ	Clock Enable (Input) Masks system clock to deactivate the subsequent CLK operation. If CKE is deactivated, system clock will be masked so that the subsequent CLK operation is deactivated. CKE should be asserted at least one cycle prior to a new command.
/CS	Chip Select (Input) Disables or enables device operation by asserting or deactivating all inputs except CLK, CKE and UDQM, LDQM.
/RAS	Row Address Strobe (Input) Functionality depends on the combination with other signals. For detail, see the function truth table.
/CAS	Column Address Strobe (Input) Functionality depends on the combination with other signals. For detail, see the function truth table.
/WE	Write Enable (Input) Functionality depends on the combination with other signals. For detail, see the function truth table.
A12,A13 (BA0,BA1)	Bank Address (Input) Slects bank to be activated during row address latch time and selects bank for precharge and read/write during column address latch time.
A0 to A11	Row & column multiplexed. (Input) Row address : RA0 – RA11 Column Address : CA0 – CA7
DQ0 to DQ15	3-state Data Bus (Input/Output)
UDQM, LDQM	DQ Mask (Input) Masks the read data of two clocks later when DQM are set "H" at the "H" edge of the clock signal. Masks the write data of the same clock when DQM are set "H" at the "H" edge of the clock signal. UDQM controls DQ15 to DQ8, LDQM controls DQ7 to DQ0.
VCC, VSS	Power Supply (Core), Ground (Core) The same power supply voltage must be provided to every VCC pin. The same GND voltage level must be provided to every VSS pin.
VCCQ, VSSQ	Power Supply (I/O), Ground (I/O) The same power supply voltage must be provided to every VCCQ pin. The same GND voltage level must be provided to every VSSQ pin.
NC	No Connection

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on Input/Output Pin Relative to VSS	VIN, VOUT	-0.5 to VCC+0.5	V
VCC Supply Voltage	VCC	–0.5 to 4.6	V
VCCQ Supply Voltage	VCCQ	-0.5 to 4.6	V
Power Dissipation (Ta=25°C)	PD	1000	mW
Short Circuit Output Current	IOS	50	mA
Storage Temperature	Tstg	–55 to 150	°C
Operating Temperature	Та	0 to +70	°C

Notes: 1. Permanent device damage may occur if Absolute Maximum Ratings are exceeded.

2. Functional operation should be restricted to recommended operating condition.

3. Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

Recommended Operating Conditions (1/2)

Voltages referenced to VSS = 0 V

Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Power Supply Voltage (Core)	VCC	3.0	3.3	3.6	V	1,2
Power Supply Voltage (I/O)	VCCQ	3.0	3.3	3.6	V	1,2
Ground	VSS, VSSQ	0	0	0	V	

Notes: 1. The voltages are referenced to VSS.

2. The power supply voltages should input stable voltage. The power supply voltages should not input oscillated voltage. If voltages are oscillating, please insert capacitor near the power supply pins and stop oscillation of voltage.

Recommended Operating Conditions (2/2)

Ta= 0 to $+70^{\circ}$ C

					1 u = 0	0170 0
Paran	neter	Symbol	Min.	Max.	Unit	Note
Input High	Voltage	VIH	2.0	VCC + 0.3	V	1, 2
Input Low	Voltage	VIL	-0.3	0.8	V	1, 3

Notes: 1. The voltages are referenced to VSS.

2. The input voltage is VCC + 0.5V when the pulse width is less than 20ns (the pulse width is with respect to the point at which VCC is applied).

3. The input voltage is -0.5V when the pulse width is less than 20ns (the pulse width respect to the point at which VSS and VSSQ are applied).

Pin Capacitance

Ta = 25°C, VCC=VCCQ=3.3V, f=1MHz

Parameter	Symbol	Min.	Max.	Unit
Input Capacitance (CLK)	CCLK		2	pF
Input Capacitance (A0 to A13, /RAS, /CAS, /WE, /CS, CKE, UDQM, LDQM)	CIN		2	pF
Input/Output Capacitance (DQ0 to DQ15)	COUT	_	3.5	pF

DC Characteristics (Input/Output)

Ta= 0 to +70°C VCC = VCCQ = 3.3V+0.3V

				VCC = V	$CCQ = 3.3V \pm 0.3V$
Parameter	Symbol	Condition	Min.	Max.	Unit
Output High Voltage	VOH	IOH = -0.2mA	2.4		V
Output Low Voltage	VOL	IOL = 0.2mA	_	0.4	V
Input Leakage Current	ILI	0V≦VIN≦VCCQ	-10	10	μA
Output Leakage Current	ILO		-10	10	μA

Note : The voltages are referenced to VSS.

DC Characteristics (Power Supply Current)

							VCC = V	Ta = 0		
			Condition	MD56V62160M-xxTA						
Parameter	Symbol	Condition			-7	-7.5	-8	-10	Unit	Note
		Bank	CKE	Other	Max.	Max.	Max.	Max.		
Average Power Supply Current (Operating)	ICC1	One Bank Active	CKE≧ VIH tCC = Min. tRC = Min. No Burst		100	90	80	70	mA	1, 2
Power Supply Current (Standby)	ICC2	All Banks Precharge	CKE ≧ VIH	t _{CC} = Min.	40	35	35	30	mA	3
Average Power Supply Current (Clock Suspension)	ICC3S	All Banks Active	CKE ≦ VIL	t _{CC} = Min.	3	3	3	3	mA	2
Average Power Supply Current (Active Standby)	ICC3	One Bank Active	CKE ≧ VIH	t _{CC} = Min.	45	40	40	35	mA	3
Power Supply Current (Burst)	ICC4	All Banks Active	CKE ≧ VIH	t _{CC} = Min.	140	130	120	100	mA	1, 2
Power Supply Current (Auto-Refresh)	ICC5	All Bank Active	CKE ≧ VIH	t _{CC} = Min. t _{RC} = Min.	140	130	120	100	mA	2
Average Power Supply Current (Self-Refresh)	ICC6	All Banks Precharge	CKE ≦ VIL	t _{CC} = Min.	2	2	2	2	mA	
Average Power Supply Current (Power Down)	ICC7	All Banks Precharge	CKE ≦ VIL	t _{CC} = Min.	2	2	2	2	mA	

Notes:1. Measured with outputs open.2. The address and data can be changed once or left unchanged during one cycle.3. The address and data can be changed once or left unchanged during two cycles.

AC Characteristics (1/2)

$Ta=0 \text{ to } +70^{\circ}\text{C}$ $VCC = VCCQ = 3.3V\pm0.3V$ Note1,2

											IN	ote1,2
					Μ	D56V62	160M-xxT	A			Unit	Note
Parameter		Symbol	-7		-75		-8		-10			note
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Clock Cycle	CL=3	t _{CC3}	7		7.5		8	_	10		ns	
Time	CL=2	t _{CC2}	10		10		10	_	10		ns	
Access Time from	CL=3	t _{AC3}		5.4		5.4		6	—	6	ns	3,4
Clock	CL=2	t _{AC2}		5.4		5.4		6	—	6	ns	3,4
Clock High Time		tCH	2	—	2.5	—	3		3	—	ns	4
Clock Low Time		tCL	2		2.5		3		3		ns	4
Input Setup	Time	tSI	1.5		1.5		2	_	2		ns	
Input Hold	Time	tHI	0.8		0.8		1	_	1		ns	
Output L Impedance from Clo	Time	tOLZ	2		2	_	2		2		ns	
Output H Impedance from Clo	Time	tOHZ	_	5.4		5.4	_	6		6	ns	
Output Hole Clock		tOH	2		2		2		2		ns	3
Random Re Write Cycle		tRC	60		65		70	_	70		ns	
RAS Prech Time		tRP	18		18		20		20		ns	
RAS Pulse	Width	tRAS	42	10 ⁵	45	10 ⁵	50	10 ⁵	50	10 ⁵	ns	
/RAS to /CAS Time	-	tRCD	16		16		20		20	_	ns	
Write Reco Time		tWR	2		2		2		2		Cy cle	
/RAS to /RA Active Dela		tRRD	10		15		20		20		ns	
Refresh 1	īme	tREF		64		64		64	_	64	ms	5
Power-dow setup Ti		tPDE	t _{SI} +1C LK		t _{SI} +1C LK		tSI+1C LK		tSI+1C LK		ns	
Refresh cycl	e Time	tRCA	60		65	_	70	_	70		ns	

AC Characteristics (2/2)

Ta= 0 to $+70^{\circ}$ C $VCC = VCCQ = 3.3V \pm 0.3V$ Note1,2


<u>.</u>							Note 1,2
Parameter	Symbol		MD56V621		Unit	Note	
Farameter	Symbol	-7	-7 -7.5 -8 -10		-10	Unit	Note
/CAS to /CAS Delay Time (Min.)	ICCD	1	1	1	1	Cycle	
Clock Disable Time from CKE	ICKE	1	1	1	1	Cycle	
Data Output High Impedance Time from UDQM, LDQM	I _{DOZ}	2	2	2	2	Cycle	
Dada Input Mask Time from UDQM, LDQM	IDOD	0	0	0	0	Cycle	
Data Input Mask Time from Write Command	I _{DWD}	0	0	0	0	Cycle	
Data Output High Impedance Time from Precharge Command	IROH	CL	CL	CL	CL	Cycle	
Active Command Input Time from Mode Register Set Command Input (Min.)	I _{MRD}	2	2	2	2	Cycle	
Write Command Input Time from Output	IOWD	2	2	2	2	Cycle	

Notes: 1. AC measurements assume that tT = 1ns,.

2.	Test condition
----	----------------

Parameter	Test Cor	Unit
Input voltage for AC measurement	2.4	V
Transition Time for AC measurement	tT=	ns
Reference level for timing of input signal (tT≤1ns)	1.4	V
Reference level for timing of input signal (tT>1ns)	VIH Min.	V
Reference level for timing of output signal	1.4	V

3. Output load.



- 4. If tT is longer than 1ns, then the reference level for timing of input signals is VIH and VIL.
- 5. It is necessary to operate auto-refresh 4096 cycles within tREF.

POWER ON AND INITIALIZE

Power on Sequence

1. Apply power and attempt to maintain CKE="H" and other pins are NOP condition at the input.

- 2. Maintain stable power, stable clock and NOP input condition for a minimum of 200 µs.
- 3. Issue precharge commands for all banks of the devices.

4. Issue 2 or more auto-refresh commands.

- 5. Issue mode register set command to initialize the mode register.
- 6. Issue extended mode register set command to initialize the extended mode register.

Mode Register Set Command (MRS)

The mode register stores the data for controlling the various operating modes. It programs the /CAS latency, burst type, burst length and write mode. The default value of the mode register is not defined, therefore the mode register must be written after power up to operate the SDRAM. The mode register is written by mode register set command MRS. The state of address pins A13 to A0 in the same cycle as MRS is the data written in the mode register. Refer to the table for specific codes for various /CAS latencies, burst type, burst length and write mode.

<u>MRS</u>					
CLK	l∎ n-1	l₄ _⊣ c			
CKE	Н	Х			
/CS		L			
/RAS	Х	L			
/CAS	(Idle)	L			
/WE		L			
BA1(A12)	Х	0			
BA0(A13)	Х	0			
A11~A0	Х	V			

V: The value of mode register set

Extended Mode Register Set Command (EMRS)

The extended mode register stores the data for controlling output driver strength. The default value of the extended mode register is defined. Therefore the mode register must be written after power up to operate the SDRAM. The extended mode register is written by extended mode register set command EMRS. The state of address pins A13 to A0 in the same cycle as EMRS is the data written in the extended mode register. Refer to the table for specific codes for various self-Refresh operations.

<u>EMRS</u>		
CLK	n-1	₄┐ e
CKE	Н	Х
/CS		L
/RAS	Х	L
/CAS	(Idle)	L
/WE		L
BA1(A12)	Х	1
BA0(A13)	Х	0
A11~A0	Х	v
	CLK CKE /CS /RAS /CAS /WE BA1(A12) BA0(A13)	CLK In-1 CKE H /CS /RAS X /CAS (Idle) /WE BA1(A12) X BA0(A13) X

V: The value of extended mode

Write Burst Mode		le /CAS Latency		E	Burst Type			В	urst Length			
A9	WM	A6	A5	A4	CL	A3	BT	A2	A1	A0	BT = 0	BT = 1
0	Burst	0	0	0	Reserved	0	Sequential	0	0	0	1	1
1	Single	0	0	1	Reserved	1	Interleave	0	0	1	2	2
		0	1	0	2			0	1	0	4	4
		0	1	1	3			0	1	1	8	8
		1	0	0	Reserved			1	0	0	Reserved	Reserved
		1	0	1	Reserved			1	0	1	Reserved	Reserved
		1	1	0	Reserved			1	1	0	Reserved	Reserved
		1	1	1	Reserved			1	1	1	Full Page	Reserved

Mode Register Field Table To Program Mode

Notes: 1. A13 and A12 should stay "0" during mode set cycle. 2. A7, A8, A10 and A11 should stay "0" during mode set cycle.

3. Don't set address keys of "Reserved".

Extended Mode Register Set Address Keys

Output Driver Strength					
A6	A5	DS			
0	0	Full (Default)			
0	1	1/2			
1	0	Reserved			
1	1	1/4			

Notes: 1. A12 should stay "H" and A13 should stay "0" during mode set cycle.

2. A0, A1, A2, A3, A4, A7, A8, A9, A10 and A11 should stay "0" during mode set cycle.

3. Don't set address keys of "Reserved".

4. If don't set EMRS, DS is set to default (Full).

Ta=-40°C~85°C

max

Typical

2.5

VCC, VCCQ=3.0V~3.6V

min.

Ta=-40°C~85°C VCC、VCCQ=3.0V~3.6V

max.

Typical

min.

3.0

3.0

Driver Strength Pull Down

V-I Characteristics

1.0

0.5

0.5

1.0

1.5

Vgs[V]

2.0

2.5


1.5

Driver Strength Pull Down

V-I Characteristics


Vgs[V]


2.0





Output Driver Characteristics

Output Driver Strengt=1/4









Burst Mode

Burst operation is the operation to continuously increase a column address inputted during read or write command. The upper bits select a column address block,

	/	Access order in column address block						
		Start Address			Burst Type			
		(Lower bit)	BT=Sequential	BT=Interleave		
				A0				
	BL=2			0	0, 1	0, 1		
				1	1, 0	1, 0		
			A1	A0				
			0	0	0, 1, 2, 3	0, 1, 2, 3		
	BL=4		0	1	1, 2, 3, 0	1, 0, 3, 2		
			1	0	2, 3, 0, 1	2, 3, 0, 1		
			1	1	3, 0, 1, 2	3, 2, 1, 0		
ţ		A2	A1	A0				
Burst Length		0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7		
st Le		0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6		
Bur		0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5		
	BL=8	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4		
		1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3		
		1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2		
		1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1		
		1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0		
			A7~A0					
	BL=Full Page		0		0, 1 255			
	(256)		Yn		Yn, Yn+1 255, 0 Yn-1	Non Support		

READ / WRITE OPERATION

Bank

Activate

This SDRAM is organized as four independent banks of 1,048,576 words x 16 bits memory arrays. The A12 and A13 input is latched at the time of assertion of /RAS and /CAS to select the bank to be used for operation. The bank address A12 and A13 are latched at bank active, read, write, mode register set and precharge operations.

The bank activate command is used to select a random row in an idle bank. By asserting low on /RAS and /CS with desired row and bank address, a row access is initiated. The read or write operation can occur after a time

delay of tRCD(min) from the time of bank activation.

E	Bank Address					
	A12	A13	Bank			
	0	0	А			
	0	1	В			
	1	0	С			
	1	1	D			

<u>ACT</u>

CLK	n-1	l_ −]n
CKE	Н	Х
/CS		L
/RAS	х	L
/CAS	(Idle)	Н
/WE		Н
A13,A12	Х	BA
A11~A0	Х	RA

BA: Bank Address RA: Row Address (Page)

Precharge

The precharge operation is performed on an active bank by precharge command (PRE) with valid A13 and A12 of the bank to be precharged. The precharge command can be asserted anytime after tRAS(min) is satisfied from the bank active command in the desired bank. All bank can precharged at the same time by using precharge all command (PALL). Asserting low on /CS, /RAS and /WE with high on A10

PRE

CLK	 n-1	n			
CKE	Н	Х			
/CS		L			
/RAS	X (Daga	L			
/CAS	(Page Open)	Н			
/WE	ope)	L			
A13,A12	Х	BA			
A10	Х	0			
A11,A9~A0	Х	Х			
DA, Dank Address					

PALL		
CLK	n-1	l₄┐ c
CKE	Н	Х
/CS		L
/RAS	X	L
/CAS	(Page Open)	Н
/WE		L
A13,A12	Х	Х
A10	Х	1
A11,A9~A0	Х	Х

BA: Bank Address

after all banks have satisfied tRAS(min) requirement, performs precharge on al banks. At the end of tRP after performing precharge to all banks, all banks are in idle state.

Write / Write with Auto-Precharge

The write command is used to write data into the SDRAM on consecutive clock cycles in adjacent address depending on burst length and burst sequence. By asserting low on /CS, /CAS and /WE with valid column address, a write burst is initiated. The data inputs are provided for the initial address in the same clock cycle as the burst write command. The input buffer is deselected at the end of the burst length, even through the internal writing can be completed yet. The writing can be completed by issuing a burst read and DQM for blocking data inputs or burst write in the same or another active bank. The burst stop command is valid at every burst length.


WRT			
CLK	n-1	l_∎ ∎	
CKE	Н	X	
/CS	X	L	
/RAS	Х	Н	
/CAS	(Page Open) L		
/WE	Open)	L	
A13, A12	Х	BA	
A10	Х	0	
A11,A9, A8	Х	Х	
A7~A0	Х	CA	
DQ	Х	D-in	

<u>WRTA</u>							
CLK	n-1	l₄┐c					
CKE	Н	Х					
/CS	X	L					
/RAS	Х	н					
/CAS	(Page Open)	L					
/WE	open)	L					
A13, A12	Х	BA					
A10	Х	1					
A11,A9, A8	Х	Х					
A7~A0	Х	CA					
DQ	Х	D-in					
DA. Daula Adduson							

BA: Bank Address CA: Column Address D-in: Data inputs

BA: Bank Address CA: Column Address D-in: Data inputs

Write Cycle



Read / Read with Auto-Precharge

The read command is used to access burst of data on consecutive clock cycles from an active row in an active bank. The read command is issued by asserting low on /CS and /CAS with /WE being high on the positive edge of the clock. The bank must be active for at least tRCD(min) before the read command is issued. The first output appears in /CAS latency number of clock cycles after the issue of read command. The burst length, burst sequence and latency from the read command are determined by the mode register that is already programmed.

<u>RD</u>		
CLK	n-1	l₄ _] c
CKE	Н	Х
/CS	X	L
/RAS	Х	н
/CAS	(Page Open)	L
/WE	Open)	н
A13, A12	Х	BA
A10	Х	0
A11, A9, A8	Х	Х
A7~A0	Х	CA
DQ	Х	Х
DQ	Х	Х


BA: Bank Address

CA: Column Address

חס

RDA						
CLK	n-1	l₄┐¤				
CKE	Н	Х				
/CS	L					
/RAS	Х	Н				
/CAS	(Page Open)	L				
/WE	open)	Н				
A13, A12	Х	BA				
A10	Х	1				
A11, A9, A8	Х	Х				
A7~A0	Х	СА				
DQ	Х	Х				


BA: Bank Address CA: Column Address



Read Cycle

Write / Write interrupt


When a new write command is issued to same bank during write cycle or another active bank, current burst write is terminated and new burst write start. When a new write command is issued to another bank during a write with auto-precharge cycle, current burst is terminated and a new write command start. Then, current bank is precharged after specified time. Don't issue a new write command to same bank during write with auto-precharge cycle.



Write / Write interrupt cycle

Read / Read interrupt

When a new read command is issued to same bank during read cycle or another active bank, current burst read is terminated after the cycle same as /CAS latency and new burst read start. When a new read command is issued to another bank during a read with auto-precharge cycle, current burst is terminated after the cycle same as /CAS latency and a new read command start. Then, current bank is precharged after specified time. Don't issue a new read command to same bank during read with auto-precharge cycle.




Read / Read interrupt cycle

Write / Read interrupt


When a new read command is issued to same bank during write cycle or another active bank, current burst write is terminated and new burst read start. When a new read command is issued to another bank during a write with auto-precharge cycle, current burst is terminated and a new read command start. Then, current bank is precharged after specified time. Don't issue a new read command to same bank during write with auto-precharge cycle. DQ must be hi-Z till 1 or more clock from first read data.

Write / Read interrupt cycle



Read / Write interrupt

When a new write command is issued to same bank during read cycle or another active bank, current burst read is terminated and new burst write start. When a new write command is issued to another bank during a read with auto-precharge cycle, current burst is terminated and a new write command start. Then, current bank is precharged after specified time. Don't issue a new write command to same bank during read with auto-precharge cycle. DQ must be Hi-Z till 1 or more clock from new write command. Therefore, DQM must be high till 3 clocks from new write command.





Read / Write interrupt cycle


Burst Stop

When a burst stop command is issued during read cycle, current burst read is terminated. The DQ is to Hi-Z after the cycle same as /CAS latency and page keep open. When a burst stop command is issued during write cycle, current burst write is terminated. The input data is ignored after burst stop command. Don't issue burst stop command during read with auto-precharge cycle or write with auto-precharge cycle.

<u>BST</u>		
CLK		l∎ _n
CKE	Н	Н
/CS		L
/RAS	Х	Н
/CAS	(Burst)	н
/WE		L
A13, A12	Х	Х
A11~A0	Х	X








Precharge Break

When a precharge command is issued to the same bank during read cycle or precharge all command is issued, current burst read is terminated and DQ is to Hi-Z after the cycle same as /CAS latency. The objected bank is precharged. When a precharge command is issued to the same bank during write cycle or precharge all command is issued, current burst write is terminated and the objected bank is precharged. The input data after precharge command is ignored.




Read / Precharge Break cycle

DQM Function


DQM masks input / output data at every byte. UDQM controls DQ15 to DQ8 and LDQM controls DQ7 to DQ0. During read cycle, DQM mask output data after 2 clocks. During write cycle, DQM mask input data at same clock.

Read / DQM Function



Clock Suspend

The read / write operation can be stopped by CKE temporarily. When CKE is set low, the next clock is ignored. When CKE is set low during read cycle, the burst read is stopped temporarily and the current output data is kept. When CKE is set high, burst read is resumed. When CKE is set low during write cycle, the burst write is stopped temporarily. When CKE is set high, burst write is resumed.



Read / Clock Suspend


REFRESH

The data of memory cells are maintained by refresh operation. The refresh operation is to activate all row addresses within a refresh time. The method that row addresses are activated by activate and precharge command is called RAS only refresh cycle. This method needs to input row address with activate command. But, auto-refresh and self refresh don't need to input address. Because, row addresses are generated in SDRAM automatically.

Auto Refresh

All memory area is refreshed by 4,096 times refresh command REF. The refresh command REF can be entered only when all the banks are in an idle state. SDRAM is in idle state after refresh cycle time tRCA.

<u>REF</u>		
CLK	n-1	n
CKE	Н	н
/CS		L
/RAS	Х	L
/CAS	(Idle)	L
/WE		Н
A13, A12	Х	Х
A11~A0	Х	Х




Intensive Refresh

4,096 times refresh command can be entered every refresh time t_{REF} .

CLK -					
State	Read or Write	Auto Refresh	Read or Write	Auto Refresh	
	tREF=64ms	REF x 4,096	tREF=64ms	REF x 4,096	- - - - -

Dispersed Refresh

Refresh command can be entered every 15.625µs (tREF 64ms / 4,096 cycles).




Self Refresh

When read or write is not operated in the long period, self refresh can reduce power consumption for refresh operation. Refresh operation is controlled automatically by refresh timer and row address counter during self refresh mode. All signals except CKE are ignored and data bus DQ is set Hi-Z during self refresh mode.

When CKE is set to high level, self refresh mode is finished. Then, CLK must be operated before 1 clock or more. And, maintain NOP condition within a period of tRCA(Min.) after CKE is set to be high level.

<u>SREF</u>		
CLK	n-1	l∎_n
CKE	Н	L
/CS		L
/RAS	Х	L
/CAS	(Idle)	L
/WE		Н
A13, A12	Х	Х
A11~A0	Х	Х

Self Refresh Cycle




Notes : 1. When intensive refresh is used, 4,096 times refresh must be issued before and after the self refresh.

Power Down

SDRAM can be set to low power consumption condition with CKE function. CKE is reflected at 2 clocks later regardless /CAS latency. When CKE is set to low level, SDRAM go into power down mode. All signals except CKE are ignored and DQ is set to High impedance in this state. When CKE is set to high level, SDRAM exit power down mode. Then, Clock must be resumed before 2 or more clocks.

Power Down



Signal Condition in Power Down Mode

Signal	Input to SDRAM	Output from SDRAM
CLK	Don't Care	—
CKE	"L" level	—
/CS,/RAS, /CAS, /WE	Don't Care	—
A13, A12, A11~A0	Don't Care	—
DQ15~DQ0	Don't Care	High-Z
UDQM,LDQM	Don't Care	
VCC,VCCQ,VSS,VSSQ	Power Supply	_

Current State *1	/CS	/RAS	/CAS	/WE	ADDR	Command	Action
Idle	Н	Х	Х	Х	Х	NOP	NOP
	L	H	Н	Х	Х	NOP/BST	NOP
	L	H	L	Н	BA, CA, A10	RD/RDA	ILLEGAL *2
	L	H	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL *2
	L	L	Н	Н	BA, RA	ACT	Row Active
	L	L	Н	L	BA, A10	PRE/PALL	NOP *3
	L	L	L	Н	Х	REF	Auto-Refresh or Self-Refresh *4
	L	L	L	L	V, A12=0, A13=0	MRS	Mode Register Set *4
	L	L	L	L	V, A12=1, A13=0	EMRS	Extended Mode Register Set *4
Row	Н	Х	Х	Х	Х	NOP	NOP
Active	L	Н	Н	Х	Х	NOP/BST	NOP
	L	Н	L	Н	BA, CA, A10	RD/RDA	Read
	L	Н	L	L	BA, CA, A10	WRT/WRTA	Write
	L	L	Н	Н	BA, RA	ACT	ILLEGAL ^{*6}
	L	L	Н	L	BA, A10	PRE/PALL	Precharge
	L	L	L	Н	Х	REF	ILLEGAL
	L	L	L	L	Х	MRS/EMRS	ILLEGAL
Read	Н	Х	Х	Х	Х	NOP	Continue Row Active after Burst ends
	L	Н	Н	Н	Х	NOP	Continue Row Active after Burst ends
	L	Н	Н	L	Х	BST	Term Burst> Row Active
	L	Н	L	Н	BA, CA, A10	RD/RDA	Term Burst, start new Burst Read
	L	Н	L	L	BA, CA, A10	WRT/WRTA	Term Burst, start new Burst Write
	L	L	Н	Н	BA, RA	ACT	ILLEGAL *6
	L	L	Н	L	BA, A10	PRE/PALL	Term Burst, execute Row Precharge
	L	L	L	Н	Х	REF	ILLEGAL
	L	L	L	L	Х	MRS/EMRS	ILLEGAL
Write	Н	Х	Х	Х	Х	Х	Continue Row Active after Burst ends
	L	Н	Н	Н	Х	Х	Continue Row Active after Burst ends
	L	Н	Н	L	Х	х	Term Burst> Row Active
	L	Н	L	Н	BA, CA, A10	CA, A10	Term Burst, start new Burst Read
	L	Н	L	L	BA, CA, A10	CA, A10	Term Burst, start new Burst Write
	L	L	Н	Н	BA, RA	RA	ILLEGAL ^{*6}
	L	L	Н	L	BA, A10	A10	Term Burst, execute Row Precharge
	L	L	L	Н	Х	REF	ILLEGAL
	L	L	L	L	Х	MRS/EMRS	ILLEGAL

FUNCTION TRUTH TABLE (Table 1) (1/3)

Current State ^{*1}	/CS	/RAS	/CAS	/WE	ADDR	Command	Action
Read with	Н	Х	Х	Х	х	NOP	Continue Burst to End and enter Row Precharge
Auto	L	H	Н	Н	Х	NOP	Continue Burst to End and enter Row Precharge
Precharg	L	Н	Н	L	х	BST	ILLEGAL
е	L	Н	L	Н	BA, CA, A10	RD/RDA	ILLEGAL *7
	L	Н	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL *7
	L	L	Н	Н	BA, RA	ACT	ILLEGAL *6
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL *8
	L	L	L	Н	Х	REF	ILLEGAL
	L	L	L	L	Х	MRS/EMRS	ILLEGAL
Write with	Н	Х	Х	Х	Х	NOP	Continue Burst to End and enter Row Precharge
Auto	L	Н	Н	Н	Х	NOP	Continue Burst to End and enter Row Precharge
Precharge	L	Н	Н	L	Х	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	RD/RDA	ILLEGAL *7
	L	Н	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL *7
	L	L	Н	Н	BA, RA	ACT	ILLEGAL ^{*6}
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL *8
	L	L	L	Н	Х	REF	ILLEGAL
	L	L	L	L	Х	MRS/EMRS	ILLEGAL
Precharge	Н	Х	Х	Х	Х	NOP	Idle after t _{RP}
	L	Н	Н	Н	Х	NOP	Idle after t _{RP}
	L	Н	Н	L	Х	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	RD/RDA	ILLEGAL *2
	L	Н	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL ^{*2}
	L	L	Н	Н	BA, RA	ACT	ILLEGAL *6
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL *3
	L	L	L	Н	Х	REF	ILLEGAL
	L	L	L	L	Х	MRS/EMRS	ILLEGAL
Write	Н	Х	Х	Х	Х	NOP	Row Active after t _{WR}
Recovery	L	Н	Н	Н	Х	NOP	Row Active after t _{WR}
9	L	Н	Н	L	Х	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	RD/RDA	ILLEGAL *2
	L	Н	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL *2
	L	L	Н	Н	BA, RA	ACT	ILLEGAL *6
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL *8
	L	L	L	Н	Х	REF	ILLEGAL
	L	L	L	L	Х	MRS/EMRS	ILLEGAL

FUNCTION TRUTH TABLE (Table 1) (2/3)

FUNCTION TRUTH TABLE (Table 1) (5/5)									
Current State ^{*1}	/CS	/RAS	/CAS	/WE	ADDR	Command	Action		
Write	Н	Х	Х	Х	Х	NOP	enter Row Precharge after tWR		
Recovery	L	Н	Н	Н	Х	NOP	enter Row Precharge after tWR		
in Auto	L	Н	Н	L	Х	BST	ILLEGAL		
Precharge	L	Н	L	Н	BA, CA, A10	RD/RDA	ILLEGAL ^{*7}		
	L	Н	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL *7		
	L	L	Н	Н	BA, RA	ACT	ILLEGAL *6		
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL *8		
	L	L	L	Н	Х	REF	ILLEGAL		
	L	L	L	L	Х	MRS/EMRS	ILLEGAL		
Auto	Н	Х	Х	Х	Х	NOP	Idle after t _{RCA}		
Refresh	L	Н	Н	Н	Х	NOP	Idle after t _{RCA}		
	L	Н	Н	L	Х	BST	ILLEGAL		
	L	Н	L	Н	BA, CA, A10	RD/RDA	ILLEGAL		
	L	Н	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL		
	L	L	Н	H	BA, RA	ACT	ILLEGAL		
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL		
	L	L	L	Н	Х	REF	ILLEGAL		
	L	L	L	L	Х	MRS/EMRS	ILLEGAL		
Mode	Н	Х	Х	Х	Х	NOP	Idle after tMRD		
Register	L	Н	Н	Н	Х	NOP	Idle after tMRD		
Access	L	Н	Н	L	Х	BST	ILLEGAL		
	L	Н	L	Н	BA, CA, A10	RD/RDA	ILLEGAL		
	L	Н	L	L	BA, CA, A10	WRT/WRTA	ILLEGAL		
	L	L	Н	Н	BA, RA	ACT	ILLEGAL		
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL		
	L	L	L	Н	Х	REF	ILLEGAL		
	L	L	L	L	Х	MRS/EMRS	ILLEGAL		

FUNCTION TRUTH TABLE (Table 1) (3/3)

ABBREVIATIONS

ADDR = Address RA = Row Address NOP = No OPeration command BA = Bank Address CA = Column Address V = Value of Mode Register Set

*Notes :1. All inputs are enabled when CKE is set high for at least 1 cycle prior to the inputs.

- 2. RD/RDA or WRT/WRTA command to same bank is forbidden. But RD/RDA or WRT/WRTA command to activated page in another bank is valid.
- 3. PRE command to another activated bank is valid. PALL command is valid to only activated bank.
- 4. Illegal if any bank is not idle.
- 5. RD/RDA or WRT/WRTA command to activated bank is valid after tRCD(min.) from ACT command.
- 6. Activate command to the same bank is forbidden. But activate command to another bank in idle state is valid.
- 7. RD/RDA or WRT/WRTA command to same bank is forbidden. But RD/RDA or WRT/WRTA command to activated page in another bank is valid.
- 8. PRE to same bank is forbidden. PRE to another bank must be issued after tRAS(min.). PALL command is forbidden.
- 9. Write recovery states means a period from last data to the time that tWR(min.) passed.

Current State	CKE	CKE	/CS	/RAS	/CAS	/WE	ADDR	Action
n-1	n-1	n	n	n	n	n	n	
All Banks Idle	Н	Н	Х	Х	Х	Х	Х	Refer to Table 1
(ABI)	Н	L	Н	Х	Х	Х	Х	Enter Power Down
	Н	L	L	Н	Н	Н	Х	Enter Power Down
	Н	L	L	Н	Н	L	Х	ILLEGAL
	Н	L	L	Н	L	Х	Х	ILLEGAL
	Н	L	L	L	Н	Н	BA, RA	Enter Active Power Down after Activate
	Н	L	L	L	Н	L	Х	ILLEGAL
	Н	L	L	L	L	Н	Х	Enter Self Refresh *2
	Н	L	L	L	L	L	BA, V	Enter Power Down after MRS
	L	Х	Х	Х	Х	Х	Х	INVALID
Self Refresh	Н	Х	Х	Х	Х	Х	Х	INVALID
	L	Н	Н	Х	Х	Х	Х	Exit Self Refresh> ABI *3
	L	Н	L	Н	Н	Н	Х	Exit Self Refresh> ABI *3
	L	Н	L	Н	Н	L	Х	ILLEGAL
	L	Н	L	Н	L	Х	Х	ILLEGAL
	L	Н	L	L	Х	Х	Х	ILLEGAL
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Self Refresh)
Power Down	Н	Х	Х	Х	Х	Х	Х	INVALID
	L	Н	Х	Х	Х	Х	Х	Exit Power Down> ABI *4
	L	L	Х	Х	Х	Х	Х	NOP (Continue Power Down)
Active Power	Н	Х	Х	Х	Х	Х	Х	INVALID
Down	L	Н	Х	Х	Х	Х	Х	Exit Active Power Down> Row Active *4
	L	L	Х	Х	Х	Х	Х	NOP (Continue Active Power Down)
Row Active	Н	Н	Х	Х	Х	Х	Х	Refer to Table 1
	Н	L	Н	Х	Х	Х	Х	Enter Active Power Down
	Н	L	L	Н	Н	Н	Х	Enter Active Power Down
	Н	L	L	Н	Н	L	Х	ILLEGAL
	Н	L	L	Н	L	Х	Х	Clock Suspension (Refer to Table 1)
	Н	L	L	L	Н	Х	Х	Clock Suspension (Refer to Table 1)
	Н	L	L	L	L	Х	Х	ILLEGAL
	L	Х	Х	Х	Х	Х	Х	INVALID
Any State Other	Н	Н	Х	Х	Х	Х	Х	Refer to Table 1
than Listed	Н	L	Х	Х	Х	Х	Х	Begin Clock Suspend Next Cycle
Above	L	Н	Х	Х	Х	Х	Х	Enable Clock of Next Cycle
	L	L	Х	Х	Х	Х	Х	Continue Clock Suspension

FUNCTION TRUTH TABLE for CKE (Table 2)

ABBREVIATIONS

ADDR = Address RA = Row Address

V = Value of Mode Register Set


BA = Bank Address ABI = All Banks Idle NOP = No OPeration command

*Notes :1. Deep Power Down can be entered only when all the banks are in an idle state.

2. Self Refresh can be entered only when all the banks are in an idle state.


- 3. tRCA must be set after exit self refresh.
- 4. New command is enabled in the next clock.


SIMPLIFIED STATE DIAGRAM



TIMING CHART


Power on Sequence






Notes : 1. It is advisable that UDQM and LDQM are set to high for set DQ to high impedance during power on sequence.


32/42




- Notes : 1. V = Value of mode register, Rx = Row Address, Bx = Bank Address = NOP command or High or Low
 - 2. It is advisable that UDQM to LDQM are set to be high level for setting DQ to high impedance during power on sequence.





Mode Register Set cycle





Burst Write Cycle (BL=4, WM=Burst)








Bank Interleave • Write with Auto Precharge Cycle (CL=2, BL=4)

 \square = NOP command or High or Low level, CKE = High level













Burst Read • Single Write Cycle (CL=2, BL=4,WM=Single)







Byte Read / Byte Write Cycle (CL=2, BL=8)






Clock Suspend • Read / Write Cycle (CL=3, BL=4)






Notes : 1. Rx = Row Address, Bx = Bank Address = NOP command or High or Low level, CKE = High level, []= Invalid Data Input



Self Refresh Cycle



= High or Low level

REVISION HISTORY

Document		Pa	ige	
No.	Date	Previous Edition	Current Edition	Description
FEDD56V62160MTA-01	July. 14, 2011	-	-	First edition
		1,42	1.42	Changed company name
FEDD56V62160MTA-02	Oct. 7, 2011	4	4	Added operating conditions (1/2) note 2.
		9	11	Added Output Driver Characteristics

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. LAPIS Semiconductor assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not, unless specifically authorized by LAPIS Semiconductor authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.

Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.

- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2011 LAPIS Semiconductor Co., Ltd.