

DABIC-5 8-Channel Source Driver with Overcurrent Protection

Not for New Design

These parts are in production but have been determined to be NOT FOR NEW DESIGN. This classification indicates that sale of this device is currently restricted to existing customer applications. The device should not be purchased for new design applications because obsolescence in the near future is probable. Samples are no longer available.

Date of status change: October 1, 2022

Recommended Substitutions:

For existing customer transition, and for new customers or new applications, contact Allegro Sales.

NOTE: For detailed information on purchasing options, contact your local Allegro field applications engineer or sales representative.


Allegro MicroSystems reserves the right to make, from time to time, revisions to the anticipated product life cycle plan for a product to accommodate changes in production capabilities, alternative product availabilities, or market demand. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

DABIC-5 8-Channel Source Driver with Overcurrent Protection

FEATURES AND BENEFITS

- 4.75 to 35 V driver supply voltage
- Output enable-disable (OE/\bar{R})
- 350 mA output source current
- Overcurrent protected
- Internal ground clamp diodes
- Output breakdown voltage 35 V minimum
- TTL, DTL, PMOS, or CMOS compatible inputs
- Internal Thermal Shutdown (TSD)

PACKAGE: 20-pin SOICW (suffix LW)



Not to scale

DESCRIPTION


Providing overcurrent protection for each of its eight sourcing outputs, the UDN2987LW-6 driver is used as an interface between standard low-level logic and relays, motors, solenoids, LEDs, and incandescent lamps. This device includes thermal shutdown and output transient protection/clamp diodes for use with sustaining voltages to 35 V.

In this driver, each channel includes a latch to turn off that channel if the maximum channel current is exceeded. All channels are disabled if the thermal shutdown is activated. A common FAULT output is used to indicate either chip thermal shutdown or any overcurrent condition. All outputs are enabled by pulling the common OE/\bar{R} input high. When OE/\bar{R} is low, all outputs are inhibited and the eight latches are reset. The OE/R function can be especially important during power-up, in preventing floating inputs from turning on the outputs.

Under normal operating conditions, each of eight outputs will source in excess of 100 mA continuously at an ambient temperature of 25°C and a supply of 35 V. The overcurrent fault circuit will protect the device from short-circuits to ground with supply voltages of up to 30 V.

Continued on the next page...

Typical Application



UDN2987x-6

DABIC-5 8-Channel Source Driver with Overcurrent Protection

DESCRIPTION (continued)

The inputs are compatible with 5 and 12 V logic systems: TTL, Schottky TTL, DTL, PMOS, and CMOS. In all cases, the output is switched ON by an active high input level. Compared to predecessor devices, the UDN2987LW-6 has a significantly faster T_{PHL} (200 ns typical) and a lower driver supply voltage rating (4.75 V), which allows the use of 5 V logic.

The UDN2987LW-6 is supplied in a 20-lead small-outline (SOIC-W) plastic package. All packages are lead (Pb) free, with 100% matte-tin leadframe plating.

SELECTION GUIDE


Part Number	Packing	Package
UDN2987LWTR-6-T	1000 pieces/13-in. reel	20-pin SOIC, wide body

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Notes	Rating	Units
Supply Voltage	V _S		35	V
Continuous Output Current*	I _{OUT}	Outputs are disabled at approximately –500 mA	–500	mA
FAULT Output Voltage	V _{CE}		35	V
FAULT Output Current	I _C		30	mA
Input Voltage	V _{IN}		–0.3 to 14	V
Junction Temperature	T _J		150	°C
Storage Temperature Range	T _S	Range N	–55 to 150	°C
Operating Temperature Range	T _A		–20 to 85	°C


*For input and output current specifications, negative current is defined as coming out of (sourcing) the specified device pin.

FUNCTIONAL BLOCK DIAGRAM



PINOUT DIAGRAM AND TERMINAL LIST

Pinout Diagram



Terminal List Table

Number	Name	Description
1	IN1	Logic input 1
2	IN2	Logic input 2
3	IN3	Logic input 3
4	IN4	Logic input 4
5	IN5	Logic input 5
6	IN6	Logic input 6
7	IN7	Logic input 7
8	IN8	Logic input 8
9	FAULT	Fault output
10	OE/ \bar{R}	Logic input for Output Enable and Reset
11	VS	Supply voltage
12	GND	Supply ground
13	OUT8	Output 8 to load
14	OUT7	Output 7 to load
15	OUT6	Output 6 to load
16	OUT5	Output 5 to load
17	OUT4	Output 4 to load
18	OUT3	Output 3 to load
19	OUT2	Output 2 to load
20	OUT1	Output 1 to load

ELECTRICAL CHARACTERISTICS: Valid at $T_A = 25^\circ\text{C}$, $V_{OER} = 2.4\text{ V}$, $V_S = 35\text{ V}$, unless otherwise noted

Characteristic	Symbol	Test Conditions	Min.	Typ. [1]	Max.	Units
Supply Voltage Functional Range	V_S		4.75	–	35	V
Output Leakage Current [2]	I_{OUTCEX}	$V_{IN} = 0.4\text{ V}$, all inputs simultaneously	–200	< –5.0	–	μA
Output Sustaining Voltage	$V_{OUT(sus)}$	$I_{OUT} = -350\text{ mA}$, $L = 2.0\text{ mH}$	35	–	–	V
Output Saturation Voltage	$V_{OUT(SAT)}$	$V_{IN} = 2.4\text{ V}$, $I_{OUT} = -100\text{ mA}$	–	1.6	1.8	V
		$V_{IN} = 2.4\text{ V}$, $I_{OUT} = -225\text{ mA}$	–	1.7	1.9	V
		$V_{IN} = 2.4\text{ V}$, $I_{OUT} = -350\text{ mA}$	–	1.8	2.0	V
Channel Shut Down Threshold [2]	I_M	$V_{IN} = 2.4\text{ V}$, $V_S = 30\text{ V}$	–	–500	–370	mA
FAULT Leakage Current	I_{CEX}	$V_{CC} = 35\text{ V}$	–	<1.0	100	μA
FAULT Saturation Voltage	$V_{CE(SAT)}$	$I_C = 30\text{ mA}$	–	0.3	0.8	V
Input Voltage	$V_{IN(ON)}$		2.4	–	–	V
	$V_{IN(OFF)}$		–	–	0.4	V
Input Current: INx, OE/ \bar{R} pins	$I_{IN(ON)}$	$V_{IN} = 2.4\text{ V}$	–	–	100	μA
		$V_{IN} = 5.0\text{ V}$	–	–	600	μA
		$V_{IN} = 12\text{ V}$	–	–	1000	μA
	$I_{IN(OFF)}$	$V_{IN} = 0.4\text{ V}$	–	–	15	μA
Clamp Diode Leakage Current	I_R	$V_R = 35\text{ V}$, $T_A = 70^\circ\text{C}$	–	–	50	μA
Clamp Diode Forward Voltage	V_F	$I_F = 350\text{ mA}$	–	1.5	1.8	V
Supply Current	$I_{S(ON)}$	$V_{IN} = 2.4\text{ V}$, all inputs simultaneously; outputs open	–	7.0	18	mA
	$I_{S(OFF)}$	$V_{IN} = 0.4\text{ V}$, all inputs simultaneously	–	6.0	12	mA
Thermal Shut Down	T_{JTSD}		–	165	–	$^\circ\text{C}$
Thermal Hysteresis	$T_{JTSDhys}$		–	15	–	$^\circ\text{C}$
Reset Pulse Duration	t_{RPD}		1.0	–	–	μs
Propagation Delay Time	t_{PLH}	$V_S = 35\text{ V}$, $R_L = 100\ \Omega$, $C_{LOAD} = 30\text{ pF}$	–	100	600	ns
	t_{PHL}	$V_S = 35\text{ V}$, $R_L = 100\ \Omega$, $C_{LOAD} = 30\text{ pF}$	–	200	1000	ns
Blank Time	t_{BLANK}		–	1.0	–	μs


[1] Typical data are for initial design estimations only, and assume optimum manufacturing and application conditions. Performance may vary for individual units, within the specified maximum and minimum limits.

[2] For input and output current specifications, negative current is defined as coming out of (sourcing) the specified device pin.

THERMAL CHARACTERISTICS


Characteristics	Symbol	Test Conditions	Rating	Unit
Package Thermal Resistance*	$R_{\theta JA}$	Package LW, on 4-layer board based on JEDEC standard	48	$^{\circ}\text{C}/\text{W}$

*Additional thermal information is available on the Allegro Web site.




CHARACTERISTIC PERFORMANCE

Output Current Waveshapes




Allowable Output Current as a Function of Duty Cycle (Multiply by 78% for UDN2987LW-6)

$T_A = 25^\circ C, V_S = 35 V$



$T_A = 50^\circ C, V_S = 35 V$



APPLICATIONS INFORMATION AND CIRCUIT DESCRIPTION

As with all power integrated circuits, the UDN2987LW-6 has a maximum allowable output current rating. The 500 mA rating does not imply that operation at that value is permitted or even obtainable. The channel output current trip point is specified as -370 mA, minimum; therefore, attempted operation at current levels greater than -370 mA may cause a fault indication and channel shutdown. The device is tested at a maximum of -350 mA and that is the recommended maximum output current per driver. It provides protection for current overloads or shorted loads up to 30 V.

All outputs are enabled by pulling the OE/\bar{R} input high. When OE/\bar{R} is low or allowed to float (internal pull-down), all outputs are inhibited and the latches are reset. Note that the reset pulse duration (OE/\bar{R} low) should be at least $1\ \mu\text{s}$. This will ensure safe operation under attempted reset conditions with a shorted load. The latches are also reset during power-up, regardless of the state of the OE/\bar{R} input.


The load current causes a small voltage drop across the internal low-value sense resistor. This voltage is compared to the volt-

age drop across a reference resistor with a constant current. The two resistors are matched to eliminate errors due to manufacturing tolerances or temperature effects. Each channel includes a comparator and its own latch. An overcurrent fault ($V_{\text{SENSE}} > V_{\text{REF}}$) will set the affected latch and shut down only that channel. All other channels will continue to operate normally. The latch includes a $1\ \mu\text{s}$ blanking delay, t_{BLANK} , to prevent unwanted triggering due to crossover currents generated when switching inductive loads. For an abrupt short circuit, the blanking and output switching times will allow a brief, permissible current in excess of the trip current before the output driver is turned off.


A common thermal shutdown disables all outputs if the chip temperature exceeds 165°C . At thermal shutdown, all latches are reset. The outputs are disabled until the chip cools down to approximately 150°C (thermal hysteresis).

In the event of an overcurrent condition on any channel, or chip thermal shutdown, the FAULT open-collector output is pulled low (turned on).

Overcurrent Fault Sense Circuit



PACKAGE LW, 20-PIN SOIC-W



For Reference Only
 Dimensions in millimeters
 (Reference JEDEC MS-013 AC)
 Dimensions exclusive of mold flash, gate burrs, and dambar protrusions
 Exact case and lead configuration at supplier discretion within limits shown

A Terminal #1 mark area
B Reference pad layout (reference IPC SOIC127P1030X265-20M)
 All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances

Revision History

Number	Date	Description
6	April 30, 2012	Update product availability
7	October 1, 2022	Updated product status to Not for New Design; minor editorial updates

Copyright 2022, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com