











CC2630

SWRS177B-FEBRUARY 2015-REVISED JULY 2016

# CC2630 SimpleLink<sup>™</sup> 6LoWPAN, ZigBee<sup>®</sup> Wireless MCU

#### **Device Overview** 1

INSTRUMENTS

#### **Features** 1.1

Texas

- Microcontroller
  - Powerful ARM<sup>®</sup> Cortex<sup>®</sup>-M3
  - EEMBC CoreMark<sup>®</sup> Score: 142
  - Up to 48-MHz Clock Speed
  - 128KB of In-System Programmable Flash
  - 8KB of SRAM for Cache
  - 20KB of Ultralow-Leakage SRAM
  - 2-Pin cJTAG and JTAG Debugging
  - Supports Over-The-Air Upgrade (OTA)
- Ultralow-Power Sensor Controller
  - Can Run Autonomous From the Rest of the System
  - 16-Bit Architecture
  - 2KB of Ultralow-Leakage SRAM for Code and Data
- Efficient Code Size Architecture, Placing Drivers, IEEE 802.15.4 MAC, and Bootloader in ROM
- RoHS-Compliant Packages
  - 4-mm × 4-mm RSM VQFN32 (10 GPIOs)
  - 5-mm × 5-mm RHB VQFN32 (15 GPIOs)
  - 7-mm × 7-mm RGZ VQFN48 (31 GPIOs)
- Peripherals
  - All Digital Peripheral Pins Can Be Routed to Any GPIO
  - Four General-Purpose Timer Modules (Eight 16-Bit or Four 32-Bit Timers, PWM Each)
  - 12-Bit ADC, 200-ksamples/s, 8-Channel Analog MUX
  - Continuous Time Comparator
  - Ultralow-Power Analog Comparator
  - Programmable Current Source
  - UART
  - 2× SSI (SPI, MICROWIRE, TI)
  - I2C
  - I2S
  - Real-Time Clock (RTC)
  - AES-128 Security Module
  - True Random Number Generator (TRNG)
  - 10, 15, or 31 GPIOs, Depending on Package Option
  - Support for Eight Capacitive-Sensing Buttons
  - Integrated Temperature Sensor
- External System
  - On-Chip internal DC-DC Converter

- Very Few External Components
- Seamless Integration With the SimpleLink<sup>™</sup> CC2590 and CC2592 Range Extenders
- Pin Compatible With the SimpleLink CC13xx in 4-mm × 4-mm and 5-mm × 5-mm VQFN Packages
- Low Power
  - Wide Supply Voltage Range
    - Normal Operation: 1.8 to 3.8 V
    - External Regulator Mode: 1.7 to 1.95 V
  - Active-Mode RX: 5.9 mA
  - Active-Mode TX at 0 dBm: 6.1 mA
  - Active-Mode TX at +5 dBm: 9.1 mA
  - Active-Mode MCU: 61 µA/MHz
  - Active-Mode MCU: 48.5 CoreMark/mA
  - Active-Mode Sensor Controller: 8.2 µA/MHz
  - Standby: 1 µA (RTC Running and RAM/CPU) Retention)
  - Shutdown: 100 nA (Wake Up on External Events)
- RF Section
  - 2.4-GHz RF Transceiver Compatible With IEEE 802.15.4 PHY and MAC
  - Excellent Receiver Sensitivity (-100 dBm), Selectivity, and Blocking Performance
  - Link budget of 105 dB
  - Programmable Output Power up to +5 dBm
  - Single-Ended or Differential RF Interface
  - Suitable for Systems Targeting Compliance With Worldwide Radio Frequency Regulations
    - ETSI EN 300 328 (Europe)
    - EN 300 440 Class 2 (Europe)
    - FCC CFR47 Part 15 (US)
    - ARIB STD-T66 (Japan)
- Tools and Development Environment
  - Full-Feature and Low-Cost Development Kits
  - Multiple Reference Designs for Different RF Configurations
  - Packet Sniffer PC Software
  - Sensor Controller Studio
  - SmartRF<sup>™</sup> Studio
  - SmartRF Flash Programmer 2
  - IAR Embedded Workbench<sup>®</sup> for ARM
  - Code Composer Studio<sup>™</sup>





### 1.2 Applications

- Home and Building Automation
- Lighting Control
- · Alarm and Security
- Electronic Shelf Labeling
- Proximity Tags

## 1.3 Description

- Wireless Sensor Networks
- Energy Harvesting, Batteryless Sensors, and Actuators
- Smart Grid

The CC2630 device is a wireless MCU targeting ZigBee® and 6LoWPAN applications.

The device is a member of the CC26xx family of cost-effective, ultralow power, 2.4-GHz RF devices. Very low active RF and MCU current and low-power mode current consumption provide excellent battery lifetime and allow for operation on small coin cell batteries and in energy-harvesting applications.

The CC2630 device contains a 32-bit ARM Cortex-M3 processor that runs at 48 MHz as the main processor and a rich peripheral feature set that includes a unique ultralow power sensor controller. This sensor controller is ideal for interfacing external sensors and for collecting analog and digital data autonomously while the rest of the system is in sleep mode. Thus, the CC2630 device is ideal for battery-powered and energy harvesting end nodes in ZigBee and 6LoWPAN networks.

The IEEE 802.15.4 MAC is embedded into ROM and runs partly on an ARM Cortex-M0 processor. This architecture improves overall system performance and power consumption and frees up flash memory for the application.

The ZigBee stack is available free of charge from www.ti.com.

PART NUMBER	PACKAGE	BODY SIZE (NOM)
CC2630F128RGZ	VQFN (48)	7.00 mm × 7.00 mm
CC2630F128RHB	VQFN (32)	5.00 mm × 5.00 mm
CC2630F128RSM	VQFN (32)	4.00 mm × 4.00 mm


Device Information<sup>(1)</sup>

(1) For more information, see Section 9, Mechanical Packaging and Orderable Information.

TEXAS INSTRUMENTS www.ti.com

#### 1.4 Functional Block Diagram

Figure 1-1 shows a block diagram for the CC2630.



Copyright © 2016, Texas Instruments Incorporated

#### Figure 1-1. Block Diagram



# **Table of Contents**

1	Devie	ce Overview	
	1.1	Features	1
	1.2	Applications	1 2 2 2 3 <b>5</b>
	1.3	Description	<u>2</u>
	1.4	Functional Block Diagram	<u>3</u>
2	Revis	sion History	<u>5</u>
3	Devi	ce Comparison	
	3.1	Related Products	
4	Term	inal Configuration and Functions	<u>6</u> 7
	4.1	Pin Diagram – RGZ Package	<u>7</u> <u>7</u>
	4.2	Signal Descriptions – RGZ Package	<u>7</u>
	4.3	Pin Diagram – RHB Package	<u>9</u>
	4.4	Signal Descriptions – RHB Package	<u>9</u>
	4.5	Pin Diagram – RSM Package	<u>11</u>
	4.6	Signal Descriptions – RSM Package	<u>11</u>
5	Spec	ifications	<u>13</u>
	5.1	Absolute Maximum Ratings	<u>13</u>
	5.2	ESD Ratings	<u>13</u>
	5.3	Recommended Operating Conditions	<u>13</u>
	5.4	Power Consumption Summary	<u>14</u>
	5.5	General Characteristics	<u>14</u>
	5.6	IEEE 802.15.4 (Offset Q-PSK DSSS, 250 kbps) -	
		RX	<u>15</u>
	5.7	IEEE 802.15.4 (Offset Q-PSK DSSS, 250 kbps) – TX	15
	5.8	24-MHz Crystal Oscillator (XOSC_HF)	<u>15</u> 16
	5.9	32.768-kHz Crystal Oscillator (XOSC_LF)	<u>10</u> 16
	5.3 5.10	48-MHz RC Oscillator (RCOSC_HF)	17
	5.11	32-kHz RC Oscillator (RCOSC_LF)	17
	5.12	ADC Characteristics	17
	5.12	Temperature Sensor	19
	5.14	Battery Monitor	19
	5.15	Continuous Time Comparator	19
	5.16	Low-Power Clocked Comparator	20
	5.17	Programmable Current Source	20
	5.17	Synchronous Serial Interface (SSI)	<u>20</u> 20
	5.10	DC Characteristics	<u>20</u> 22
	5.13		<u>~~</u>

	5.20	Thermal Resistance Characteristics	23
	5.21	Timing Requirements	<u>24</u>
	5.22	Switching Characteristics	<u>24</u>
	5.23	Typical Characteristics	<u>25</u>
6	Detai	iled Description	<u>29</u>
	6.1	Overview	<u>29</u>
	6.2	Functional Block Diagram	<u>29</u>
	6.3	Main CPU	<u>30</u>
	6.4	RF Core	<u>30</u>
	6.5	Sensor Controller	<u>31</u>
	6.6	Memory	<u>32</u>
	6.7	Debug	<u>32</u>
	6.8	Power Management	<u>33</u>
	6.9	Clock Systems	<u>34</u>
	6.10	General Peripherals and Modules	<u>34</u>
	6.11	Voltage Supply Domains	<u>35</u>
	6.12	System Architecture	<u>35</u>
7	Appl	ication, Implementation, and Layout	<u>36</u>
	7.1	Application Information	<u>36</u>
	7.2	5 × 5 External Differential (5XD) Application Circuit	
	7.3	4 A External Circle and d (AVC) Application	<u>38</u>
	7.3	4 × 4 External Single-ended (4XS) Application Circuit	40
8	Devi	ce and Documentation Support	42
•	8.1	Device Nomenclature	42
	8.2	Tools and Software	43
	8.3	Documentation Support	44
	8.4	Texas Instruments Low-Power RF Website	44
	8.5	Low-Power RF eNewsletter	44
	8.6	Community Resources	44
	8.7	Additional Information	45
	8.8	Trademarks	45
	8.9	Electrostatic Discharge Caution	45
	8.10	Export Control Notice	45
	8.11	Glossary	45
9	Mech	nanical Packaging and Orderable	
		mation	<u>45</u>
	9.1	Packaging Information	45

RUMENTS

#### 2 **Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Page
1
or lower 16
24-MHz XOSC table 16
y content 17
Decification in Section 5.12 17
20
20
A and 8-mA load 22
23
on vs Supply Voltage (VDDS) graph25
upply Voltage (VDDS) 25
e
<i>e</i>
ecciliti

#### Changes from February 21, 2015 to October 15, 2015

Added SPI timing parameters ..... 20 Changed Figure 5-20, SoC ADC ENOB vs Sampling Frequency (Input Frequency = FS / 10) ..... 26 Added application circuit schematics and layout for 5XD and 4XS ...... 36

Page

# 3 Device Comparison

DEVICE	PHY SUPPORT	FLASH (KB)	RAM (KB)	GPIO	PACKAGE <sup>(1)</sup>
CC2650F128xxx	Multi-Protocol <sup>(2)</sup>	128	20	31, 15, 10	RGZ, RHB, RSM
CC2640F128xxx	Bluetooth low energy (Normal)	128	20	31, 15, 10	RGZ, RHB, RSM
CC2630F128xxx	IEEE 802.15.4 Zigbee(/6LoWPAN)	128	20	31, 15, 10	RGZ, RHB, RSM
CC2620F128xxx	IEEE 802.15.4 (RF4CE)	128	20	31, 10	RGZ, RSM

(1) Package designator replaces the xxx in device name to form a complete device name, RGZ is 7-mm × 7-mm VQFN48, RHB is 5-mm × 5-mm VQFN32, and RSM is 4-mm × 4-mm VQFN32.

(2) The CC2650 device supports all PHYs and can be reflashed to run all the supported standards.


### 3.1 Related Products

- Wireless Connectivity The wireless connectivity portfolio offers a wide selection of low power RF solutions suitable for a broad range of application. The offerings range from fully customized solutions to turn key offerings with pre-certified hardware and software (protocol).
- Sub-1 GHz Long-range, low power wireless connectivity solutions are offered in a wide range of Sub-1 GHz ISM bands.
- Companion Products Review products that are frequently purchased or used in conjunction with this product.
- SimpleLink<sup>™</sup> CC2650 Wireless MCU LaunchPad<sup>™</sup> Kit The CC2650 LaunchPad kit brings easy Bluetooth® Smart connectivity to the LaunchPad kit ecosystem with the SimpleLink ultra-low power CC26xx family of devices. This LaunchPad kit also supports development for multiprotocol support for the SimpleLink multi-standard CC2650 wireless MCU and the rest of CC26xx family of products: CC2630 wireless MCU for ZigBee<sup>®</sup>/6LoWPAN and CC2640 wireless MCU for Bluetooth<sup>®</sup> Smart.
- Reference Designs for CC2630 TI Designs Reference Design Library is a robust reference design library spanning analog, embedded processor and connectivity. Created by TI experts to help you jump-start your system design, all TI Designs include schematic or block diagrams, BOMs and design files to speed your time to market. Search and download designs at ti.com/tidesigns.



# 4 Terminal Configuration and Functions

### 4.1 Pin Diagram – RGZ Package





#### Figure 4-1. RGZ Package 48-Pin VQFN (7-mm × 7-mm) Pinout, 0.5-mm Pitch

#### 4.2 Signal Descriptions – RGZ Package



NAME	NO.	TYPE	DESCRIPTION
DCDC_SW	33	Power	Output from internal DC-DC <sup>(1)</sup>
DCOUPL	23	Power	1.27-V regulated digital-supply decoupling capacitor <sup>(2)</sup>
DIO_0	5	Digital I/O	GPIO, Sensor Controller
DIO_1	6	Digital I/O	GPIO, Sensor Controller
DIO_2	7	Digital I/O	GPIO, Sensor Controller
DIO_3	8	Digital I/O	GPIO, Sensor Controller
DIO_4	9	Digital I/O	GPIO, Sensor Controller
DIO_5	10	Digital I/O	GPIO, Sensor Controller, high-drive capability
DIO_6	11	Digital I/O	GPIO, Sensor Controller, high-drive capability
DIO_7	12	Digital I/O	GPIO, Sensor Controller, high-drive capability
DIO_8	14	Digital I/O	GPIO
DIO_9	15	Digital I/O	GPIO
DIO_10	16	Digital I/O	GPIO

(1) See technical reference manual (listed in Section 8.3) for more details.

(2) Do not supply external circuitry from this pin.

Copyright © 2015–2016, Texas Instruments Incorporated




NAME	NO.	ТҮРЕ	DESCRIPTION	
DIO_11	17	Digital I/O	GPIO	
DIO 12	18	Digital I/O	GPIO	
DIO 13	19	Digital I/O	GPIO	
DIO 14	20	Digital I/O	GPIO	
DIO 15	21	Digital I/O	GPIO	
DIO_16	26	Digital I/O	GPIO, JTAG_TDO, high-drive capability	
DIO_17	27	Digital I/O	GPIO, JTAG TDI, high-drive capability	
DIO_18	28	Digital I/O	GPIO	
DIO 19	29	Digital I/O	GPIO	
DIO 20	30	Digital I/O	GPIO	
DIO_20	30	Digital I/O	GPIO	
DIO_21	32	Digital I/O	GPIO	
DIO_23	36	Digital/Analog I/O	GPIO, Sensor Controller, Analog	
DIO_23	37	Digital/Analog I/O	GPIO, Sensor Controller, Analog	
DIO_24	38	Digital/Analog I/O	GPIO, Sensor Controller, Analog	
DIO_25	39	Digital/Analog I/O	GPIO, Sensor Controller, Analog	
DIO_20 DIO 27	40	Digital/Analog I/O	GPIO, Sensor Controller, Analog	
DIO_27	40	Digital/Analog I/O	GPIO, Sensor Controller, Analog	
DIO_28 DIO 29	41	Digital/Analog I/O	GPIO, Sensor Controller, Analog	
DIO_23	42	<b>3 3</b>		
JTAG TMSC	43 24	Digital/Analog I/O Digital I/O	GPIO, Sensor Controller, Analog JTAG TMSC, high-drive capability	
JTAG_TCKC	24	Digital I/O	JTAG TMSC, high-drive capability	
RESET N	35	Digital input	Reset, active-low. No internal pullup.	
		Digital Input	Positive RF input signal to LNA during RX	
RF_P	1	RF I/O	Positive RF output signal to PA during TX	
RF_N	2	RF I/O	Negative RF input signal to LNA during RX Negative RF output signal to PA during TX	
VDDR	45	Power	1.7-V to 1.95-V supply, typically connect to output of internal DC-DC $^{(2)(3)}$	
VDDR_RF	48	Power	1.7-V to 1.95-V supply, typically connect to output of internal DC-DC <sup>(2)(4)</sup>	
VDDS	44	Power	1.8-V to 3.8-V main chip supply <sup>(1)</sup>	
VDDS2	13	Power	1.8-V to 3.8-V DIO supply <sup>(1)</sup>	
VDDS3	22	Power	1.8-V to 3.8-V DIO supply <sup>(1)</sup>	
VDDS_DCDC	34	Power	1.8-V to 3.8-V DC-DC supply	
X32K_Q1	3	Analog I/O	32-kHz crystal oscillator pin 1	
X32K_Q2	4	Analog I/O	32-kHz crystal oscillator pin 2	
X24M_N	46	Analog I/O	24-MHz crystal oscillator pin 1	
X24M_P	47	Analog I/O	24-MHz crystal oscillator pin 2	
EGP Power		Power	Ground – Exposed Ground Pad	
(2) If internal DC DC is not used, this pip is supplied internally from the main LDO				

(3)

If internal DC-DC is not used, this pin is supplied internally from the main LDO. If internal DC-DC is not used, this pin must be connected to VDDR for supply from the main LDO. (4)



#### 4.3 Pin Diagram – RHB Package



Note: I/O pins marked in **bold** have high drive capabilities. I/O pins marked in *italics* have analog capabilities.

#### Figure 4-2. RHB Package 32-Pin VQFN (5-mm × 5-mm) Pinout, 0.5-mm Pitch

## 4.4 Signal Descriptions – RHB Package

#### Table 4-2. Signal Descriptions – RHB Package

NAME	NO.	ТҮРЕ	DESCRIPTION
DCDC_SW	17	Power	Output from internal DC-DC <sup>(1)</sup>
DCOUPL	12	Power	1.27-V regulated digital-supply decoupling <sup>(2)</sup>
DIO_0	6	Digital I/O	GPIO, Sensor Controller
DIO_1	7	Digital I/O	GPIO, Sensor Controller
DIO_2	8	Digital I/O	GPIO, Sensor Controller, high-drive capability
DIO_3	9	Digital I/O	GPIO, Sensor Controller, high-drive capability
DIO_4	10	Digital I/O	GPIO, Sensor Controller, high-drive capability
DIO_5	15	Digital I/O	GPIO, High drive capability, JTAG_TDO
DIO_6	16	Digital I/O	GPIO, High drive capability, JTAG_TDI
DIO_7	20	Digital/Analog I/O	GPIO, Sensor Controller, Analog
DIO_8	21	Digital/Analog I/O	GPIO, Sensor Controller, Analog
DIO_9	22	Digital/Analog I/O	GPIO, Sensor Controller, Analog
DIO_10	23	Digital/Analog I/O	GPIO, Sensor Controller, Analog
DIO_11	24	Digital/Analog I/O	GPIO, Sensor Controller, Analog
DIO_12	25	Digital/Analog I/O	GPIO, Sensor Controller, Analog
DIO_13	26	Digital/Analog I/O	GPIO, Sensor Controller, Analog
DIO_14	27	Digital/Analog I/O	GPIO, Sensor Controller, Analog
JTAG_TMSC	13	Digital I/O	JTAG TMSC, high-drive capability
JTAG_TCKC	14	Digital I/O	JTAG TCKC

(1) See technical reference manual (listed in Section 8.3) for more details.

(2) Do not supply external circuitry from this pin.

X24M\_P

EGP

		▼ INSTRUMENTS			
015-REVISED	JULY 2016	www.ti.com			
Table 4-2. Signal Descriptions – RHB Package (continued)					
NO.	TYPE	DESCRIPTION			
19	Digital input	Reset, active-low. No internal pullup.			
2	RF I/O	Negative RF input signal to LNA during RX Negative RF output signal to PA during TX			
1	RF I/O	Positive RF input signal to LNA during RX Positive RF output signal to PA during TX			
3	RF I/O	Optional bias pin for the RF LNA			
29	Power	1.7-V to 1.95-V supply, typically connect to output of internal DC-DC <sup>(3)(2)</sup>			
32	Power	1.7-V to 1.95-V supply, typically connect to output of internal DC-DC <sup>(2)(4)</sup>			
28	Power	1.8-V to 3.8-V main chip supply <sup>(1)</sup>			
11	Power	1.8-V to 3.8-V GPIO supply <sup>(1)</sup>			
18	Power	1.8-V to 3.8-V DC-DC supply			
4	Analog I/O	32-kHz crystal oscillator pin 1			
5	Analog I/O	32-kHz crystal oscillator pin 2			
30	Analog I/O	24-MHz crystal oscillator pin 1			
	NO.       19       2       1       3       29       32       28       11       18       4       5	NO.TYPE19Digital input2RF I/O1RF I/O3RF I/O29Power32Power11Power18Power4Analog I/O5Analog I/O			

24-MHz crystal oscillator pin 2

Ground - Exposed Ground Pad

(3)

31

If internal DC-DC is not used, this pin is supplied internally from the main LDO. If internal DC-DC is not used, this pin must be connected to VDDR for supply from the main LDO. (4)


Analog I/O

Power





### 4.5 Pin Diagram – RSM Package



Note: I/O pins marked in **bold** have high drive capabilities. I/O pins marked in *italics* have analog capabilities.

#### Figure 4-3. RSM Package 32-Pin VQFN (4-mm × 4-mm) Pinout, 0.4-mm Pitch

## 4.6 Signal Descriptions – RSM Package

NAME	NO.	TYPE	DESCRIPTION
DCDC_SW	18	Power	Output from internal DC-DC. <sup>(1)</sup> . Tie to ground for external regulator mode (1.7-V to 1.95-V operation)
DCOUPL	12	Power	1.27-V regulated digital-supply decoupling capacitor <sup>(2)</sup>
DIO_0	8	Digital I/O	GPIO, Sensor Controller, high-drive capability
DIO_1	9	Digital I/O	GPIO, Sensor Controller, high-drive capability
DIO_2	10	Digital I/O	GPIO, Sensor Controller, high-drive capability
DIO_3	15	Digital I/O	GPIO, High drive capability, JTAG_TDO
DIO_4	16	Digital I/O	GPIO, High drive capability, JTAG_TDI
DIO_5	22	Digital/Analog I/O	GPIO, Sensor Controller, Analog
DIO_6	23	Digital/Analog I/O	GPIO, Sensor Controller, Analog
DIO_7	24	Digital/Analog I/O	GPIO, Sensor Controller, Analog
DIO_8	25	Digital/Analog I/O	GPIO, Sensor Controller, Analog
DIO_9	26	Digital/Analog I/O	GPIO, Sensor Controller, Analog
JTAG_TMSC	13	Digital I/O	JTAG TMSC
JTAG_TCKC	14	Digital I/O	JTAG TCKC
RESET_N	21	Digital Input	Reset, active-low. No internal pullup.
RF_N	2	RF I/O	Negative RF input signal to LNA during RX Negative RF output signal to PA during TX
RF_P	1	RF I/O	Positive RF input signal to LNA during RX Positive RF output signal to PA during TX

(1) See technical reference manual (listed in Section 8.3) for more details.

(2) Do not supply external circuitry from this pin.



Table 4-3. Signal Descriptions – RSM Fackage (continueu)						
NAME	NO.	TYPE	DESCRIPTION			
RX_TX	4	RF I/O	Optional bias pin for the RF LNA			
VDDR	28	Power	1.7-V to 1.95-V supply, typically connect to output of internal DC-DC. (2)(3)			
VDDR_RF	32	Power	1.7-V to 1.95-V supply, typically connect to output of internal DC-DC <sup>(2)(4)</sup>			
VDDS	27	Power	1.8-V to 3.8-V main chip supply <sup>(1)</sup>			
VDDS2	11	Power	1.8-V to 3.8-V GPIO supply <sup>(1)</sup>			
VDDS_DCDC	19	Power	1.8-V to 3.8-V DC-DC supply. Tie to ground for external regulator mode (1.7-V to 1.95-V operation).			
VSS	3, 7, 17, 20, 29	Power	Ground			
X32K_Q1	5	Analog I/O	32-kHz crystal oscillator pin 1			
X32K_Q2	6	Analog I/O	32-kHz crystal oscillator pin 2			
X24M_N	30	Analog I/O	24-MHz crystal oscillator pin 1			
X24M_P	31	Analog I/O	24-MHz crystal oscillator pin 2			
EGP		Power	Ground – Exposed Ground Pad			

### Table 4-3, Signal Descriptions – RSM Package (continued)

(3)

If internal DC-DC is not used, this pin is supplied internally from the main LDO. If internal DC-DC is not used, this pin must be connected to VDDR for supply from the main LDO. (4)



# 5 Specifications

## 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

		MIN	MAX	UNIT
Supply voltage (VDDS, VDDS2, and VDDS3)	VDDR supplied by internal DC-DC regulator or internal GLDO. VDDS_DCDC connected to VDDS on PCB.	-0.3	4.1	V
Supply voltage (VDDS <sup>(3)</sup> and VDDR)	External regulator mode (VDDS and VDDR pins connected on PCB)	-0.3	2.25	V
Voltage on any digital pin <sup>(4)(5)</sup>		-0.3	VDDSx + 0.3, max 4.1	V
Voltage on crystal oscillator pins, >	(32K_Q1, X32K_Q2, X24M_N and X24M_P	-0.3	VDDR + 0.3, max 2.25	V
	Voltage scaling enabled	-0.3	VDDS	
Voltage on ADC input (V <sub>in</sub> )	Voltage scaling disabled, internal reference	-0.3	1.49	V
	Voltage scaling disabled, VDDS as reference	-0.3	VDDS / 2.9	
Input RF level			5	dBm
T <sub>stg</sub>	Storage temperature	-40	150	°C

(1) All voltage values are with respect to ground, unless otherwise noted.

(2) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability.
(2) In external regulator made. VDDS2 and VDDS2 must be at the came patential on VDDS.

(3) In external regulator mode, VDDS2 and VDDS3 must be at the same potential as VDDS.

(4) Including analog-capable DIO.

(5) Each pin is referenced to a specific VDDSx (VDDS, VDDS2 or VDDS3). For a pin-to-VDDS mapping table, see Table 6-3.

# 5.2 ESD Ratings

					VALUE	UNIT
		Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS001 <sup>(1)</sup>	All pins	±2500	
V	ESD	(ESD) performance	(ESD) performance	RF pins	±750	V
			Charged device model (CDM), per JESD22-C101 <sup>(2)</sup>	Non-RF pins	±750 ±750	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Ambient temperature range		-40	85	°C
Operating supply voltage (VDDS and VDDR), external regulator mode	For operation in 1.8-V systems (VDDS and VDDR pins connected on PCB, internal DC- DC cannot be used)	1.7	1.95	v
Operating supply voltage VDDS	C cannot be used) or operation in battery-powered and 3.3-V systems	1.8	3.8	V
Operating supply voltages VDDS2 and VDDS3	(internal DC-DC can be used to minimize power consumption)	0.7 × VDDS, min 1.8	3.8	V

#### 5.4 **Power Consumption Summary**

Measured on the TI CC2650EM-5XD reference design with  $T_c = 25^{\circ}C$ ,  $V_{DDS} = 3.0$  V with internal DC-DC converter, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	МАХ	UNIT
		Reset. RESET_N pin asserted or VDDS below Power-on-Reset threshold	100		nA
Peripher		Shutdown. No clocks running, no retention	150		
		Standby. With RTC, CPU, RAM and (partial) register retention. RCOSC_LF	1		
		Standby. With RTC, CPU, RAM and (partial) register retention. XOSC_LF	1.2		
I <sub>core</sub>		Standby. With Cache, RTC, CPU, RAM and (partial) register retention. RCOSC_LF	2.5		μA
	Core current consumption	Standby. With Cache, RTC, CPU, RAM and (partial) register retention. XOSC_LF	2.7		
		Idle. Supply Systems and RAM powered.	550		
		Active. Core running CoreMark	1.45 mA + 31 μA/MHz		
		Radio RX <sup>(1)</sup>	5.9		
		Radio RX <sup>(2)</sup>	6.1		
		Radio TX, 0-dBm output power <sup>(1)</sup>	6.1		mA
		Radio TX, 5-dBm output power <sup>(2)</sup>	9.1		
	eral Current Consumption (Ac	lds to core current I <sub>core</sub> for each peripheral unit ac	tivated) <sup>(3)</sup>		
	Peripheral power domain	Delta current with domain enabled	20		μA
	Serial power domain	Delta current with domain enabled	13		μA
	RF Core	Delta current with power domain enabled, clock enabled, RF core idle	237		μA
	μDMA	Delta current with clock enabled, module idle	130		μA
I <sub>peri</sub>	Timers	Delta current with clock enabled, module idle	113		μA
Peripheral F S Iperi 1 I S	I <sup>2</sup> C	Delta current with clock enabled, module idle	12		μA
	125	Delta current with clock enabled, module idle	36		μA
	SSI	Delta current with clock enabled, module idle	93		μA
	UART	Delta current with clock enabled, module idle	164		μA

Single-ended RF mode is optimized for size and power consumption. Measured on CC2650EM-4XS. (1)

Differential RF mode is optimized for RF performance. Measured on CC2650EM-5XD.  $I_{peri}$  is not supported in Standby or Shutdown.

(2) (3)

#### 5.5 **General Characteristics**

Measured on the TI CC2650EM-5XD reference design with  $T_c$  = 25°C,  $V_{\text{DDS}}$  = 3.0 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FLASH MEMORY					
Supported flash erase cycles before failure		100			k Cycles
Flash page/sector erase current	Average delta current		12.6		mA
Flash page/sector size			4		KB
Flash write current	Average delta current, 4 bytes at a time		8.15		mA
Flash page/sector erase time <sup>(1)</sup>			8		ms
Flash write time <sup>(1)</sup>	4 bytes at a time		8		μs

(1) This number is dependent on Flash aging and will increase over time and erase cycles.

### 5.6 IEEE 802.15.4 (Offset Q-PSK DSSS, 250 kbps) - RX

Measured on the TI CC2650EM-5XD reference design with  $T_c = 25^{\circ}C$ ,  $V_{DDS} = 3.0$  V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Receiver sensitivity	Differential mode. Measured at the CC2650EM-5XD SMA connector, PER = 1%	-100		dBm
Receiver sensitivity	Single-ended mode. Measured on CC2650EM-4XS, at the SMA connector, PER = $1\%$	-97		dBm
Receiver saturation	Measured at the CC2650EM-5XD SMA connector, PER = $1\%$	+4		dBm
Adjacent channel rejection	Wanted signal at –82 dBm, modulated interferer at $\pm 5$ MHz, PER = 1%	39		dB
Alternate channel rejection	Wanted signal at –82 dBm, modulated interferer at $\pm 10$ MHz, PER = 1%	52		dB
Channel rejection, ±15 MHz or more	Wanted signal at –82 dBm, undesired signal is IEEE 802.15.4 modulated channel, stepped through all channels 2405 to 2480 MHz, PER = 1%	57		dB
Blocking and desensitization, 5 MHz from upper band edge	Wanted signal at -97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	64		dB
Blocking and desensitization, 10 MHz from upper band edge	Wanted signal at –97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	64		dB
Blocking and desensitization, 20 MHz from upper band edge	Wanted signal at –97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	65		dB
Blocking and desensitization, 50 MHz from upper band edge	Wanted signal at –97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	68		dB
Blocking and desensitization, -5 MHz from lower band edge	Wanted signal at –97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	63		dB
Blocking and desensitization, -10 MHz from lower band edge	Wanted signal at –97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	63		dB
Blocking and desensitization, -20 MHz from lower band edge	Wanted signal at –97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	65		dB
Blocking and desensitization, -50 MHz from lower band edge	Wanted signal at –97 dBm (3 dB above the sensitivity level), CW jammer, PER = 1%	67		dB
Spurious emissions, 30 MHz to 1000 MHz	Conducted measurement in a 50-Ω single-ended load. Suitable for systems targeting compliance with EN 300 328, EN 300 440 class 2, FCC CFR47, Part 15 and ARIB STD-T-66	-71		dBm
Spurious emissions, 1 GHz to 12.75 GHz	Conducted measurement in a 50 $\Omega$ single-ended load. Suitable for systems targeting compliance with EN 300 328, EN 300 440 class 2, FCC CFR47, Part 15 and ARIB STD-T-66	-62		dBm
Frequency error tolerance	Difference between the incoming carrier frequency and the internally generated carrier frequency	>200		ppm
Symbol rate error tolerance	Difference between incoming symbol rate and the internally generated symbol rate	>1000		ppm
RSSI dynamic range		100		dB
RSSI accuracy		±4		dB

# 5.7 IEEE 802.15.4 (Offset Q-PSK DSSS, 250 kbps) - TX

Measured on the TI CC2650EM-5XD reference design with  $T_c$  = 25°C,  $V_{\text{DDS}}$  = 3.0 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Output power, highest setting	Delivered to a single-ended 50- $\Omega$ load through a balun		5		dBm
Output power, highest setting	Measured on CC2650EM-4XS, delivered to a single-ended 50- $\Omega$ load		2		dBm
Output power, lowest setting	Delivered to a single-ended 50- $\Omega$ load through a balun		-21		dBm
Error vector magnitude	At maximum output power		2%		

# IEEE 802.15.4 (Offset Q-PSK DSSS, 250 kbps) – TX (continued)

Measured on the TI CC2650EM-5XD reference design with  $T_c = 25^{\circ}C$ ,  $V_{DDS} = 3.0$  V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Spurious emission conducted measurement	f < 1 GHz, outside restricted bands		-43		
	f < 1 GHz, restricted bands ETSI		-65		alDura
	f < 1 GHz, restricted bands FCC		-76		dBm
	f > 1 GHz, including harmonics		-46		
	Suitable for systems targeting compliance with worldwide radio-frequency regulations ETSI EN 300 328 and EN 300 440 Class 2 (Europe), FCC CFR47 Part 15 (US), and ARIB STD-T66 (Japan)				

# 5.8 24-MHz Crystal Oscillator (XOSC\_HF)

 $T_c = 25^{\circ}C$ ,  $V_{DDS} = 3.0$  V, unless otherwise noted.<sup>(1)</sup>

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ESR Equivalent series resistance <sup>(2)</sup>	6 pF < C <sub>L</sub> ≤ 9 pF		20	60	Ω
ESR Equivalent series resistance <sup>(2)</sup>	5 pF < C <sub>L</sub> ≤ 6 pF			80	Ω
L <sub>M</sub> Motional inductance <sup>(2)</sup>	Relates to load capacitance (C <sub>L</sub> in Farads)		$< 1.6 \times 10^{-24} / C_{L}^{2}$		Н
C <sub>L</sub> Crystal load capacitance <sup>(2)</sup>		5		9	pF
Crystal frequency <sup>(2)(3)</sup>			24		MHz
Crystal frequency tolerance <sup>(2)(4)</sup>		-40		40	ppm
Start-up time <sup>(3)(5)</sup>			150		μs

(1) Probing or otherwise stopping the XTAL while the DC-DC converter is enabled may cause permanent damage to the device.

(2) The crystal manufacturer's specification must satisfy this requirement

(3) Measured on the TI CC2650EM-5XD reference design with  $T_c = 25^{\circ}C$ ,  $V_{DDS} = 3.0 V$ 

(4) Includes initial tolerance of the crystal, drift over temperature, ageing and frequency pulling due to incorrect load capacitance. As per IEEE 802.15.4 specification.

(5) Kick-started based on a temperature and aging compensated RCOSC\_HF using precharge injection.

# 5.9 32.768-kHz Crystal Oscillator (XOSC\_LF)

 $T_c = 25^{\circ}C$ ,  $V_{DDS} = 3.0$  V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Crystal frequency <sup>(1)</sup>			32.768		kHz
ESR Equivalent series resistance <sup>(1)</sup>			30	100	kΩ
C <sub>L</sub> Crystal load capacitance <sup>(1)</sup>		6		12	pF

(1) The crystal manufacturer's specification must satisfy this requirement



# 5.10 48-MHz RC Oscillator (RCOSC\_HF)

Measured on the TI CC2650EM-5XD reference design with  $T_c = 25^{\circ}C$ ,  $V_{DDS} = 3.0$  V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Frequency			48		MHz
Uncalibrated frequency accuracy			±1%		
Calibrated frequency accuracy <sup>(1)</sup>			±0.25%		
Start-up time			5		μs

(1) Accuracy relative to the calibration source (XOSC\_HF).

# 5.11 32-kHz RC Oscillator (RCOSC\_LF)

Measured on the TI CC2650EM-5XD reference design with  $T_c = 25^{\circ}C$ ,  $V_{DDS} = 3.0$  V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Calibrated frequency <sup>(1)</sup>			32.8		kHz
Temperature coefficient			50		ppm/°C

(1) The frequency accuracy of the Real Time Clock (RTC) is not directly dependent on the frequency accuracy of the 32-kHz RC Oscillator. The RTC can be calibrated to an accuracy within ±500 ppm of 32.768 kHz by measuring the frequency error of RCOSC\_LF relative to XOSC\_HF and compensating the RTC tick speed. The procedure is explained in *Running Bluetooth<sup>®</sup> Low Energy on CC2640 Without* 32 kHz Crystal.

# 5.12 ADC Characteristics

 $T_c$  = 25°C,  $V_{DDS}$  = 3.0 V and voltage scaling enabled, unless otherwise noted.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Input voltage range		0		VDDS	V
	Resolution			12		Bits
	Sample rate				200	ksps
	Offset	Internal 4.3-V equivalent reference <sup>(2)</sup>		2		LSB
	Gain error	Internal 4.3-V equivalent reference <sup>(2)</sup>		2.4		LSB
DNL <sup>(3)</sup>	Differential nonlinearity			>–1		LSB
INL <sup>(4)</sup>	Integral nonlinearity			±3		LSB
		Internal 4.3-V equivalent reference <sup>(2)</sup> , 200 ksps, 9.6-kHz input tone		9.8		
ENOB	Effective number of bits	VDDS as reference, 200 ksps, 9.6-kHz input tone		10		Bits
		Internal 1.44-V reference, voltage scaling disabled, 32 samples average, 200 ksps, 300-Hz input tone		11.1		
		Internal 4.3-V equivalent reference <sup>(2)</sup> , 200 ksps, 9.6-kHz input tone		-65		
THD	Total harmonic distortion	VDDS as reference, 200 ksps, 9.6-kHz input tone		-69		dB
		Internal 1.44-V reference, voltage scaling disabled, 32 samples average, 200 ksps, 300-Hz input tone		-71		
	Signal-to-noise	Internal 4.3-V equivalent reference <sup>(2)</sup> , 200 ksps, 9.6-kHz input tone		60		
SINAD, SNDR	and	VDDS as reference, 200 ksps, 9.6-kHz input tone		63		dB
ONDIT	Distortion ratio	Internal 1.44-V reference, voltage scaling disabled, 32 samples average, 200 ksps, 300-Hz input tone		69		
		Internal 4.3-V equivalent reference <sup>(2)</sup> , 200 ksps, 9.6-kHz input tone		67		
SFDR	Spurious-free dynamic range	VDDS as reference, 200 ksps, 9.6-kHz input tone		72		dB
	Tange	Internal 1.44-V reference, voltage scaling disabled, 32 samples average, 200 ksps, 300-Hz input tone		73		

(1) Using IEEE Std 1241<sup>™</sup>-2010 for terminology and test methods.

(2) Input signal scaled down internally before conversion, as if voltage range was 0 to 4.3 V.

(3) No missing codes. Positive DNL typically varies from +0.3 to +3.5, depending on device (see Figure 5-22).

(4) For a typical example, see Figure 5-23.

Copyright © 2015–2016, Texas Instruments Incorporated

# ADC Characteristics (continued)

$T_{c} = 25^{\circ}C, V_{DDS} = 3$	3.0 V and volta	age scaling enabled	, unless otherwise noted. <sup>(1)</sup>
			,

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Conversion time	Serial conversion, time-to-output, 24-MHz clock	50		clock- cycles
Current consumption	Internal 4.3-V equivalent reference <sup>(2)</sup>	0.66		mA
Current consumption	VDDS as reference	0.75		mA
Reference voltage	Equivalent fixed internal reference (input voltage scaling enabled). For best accuracy, the ADC conversion should be initiated through the TIRTOS API in order to include the gain/offset compensation factors stored in FCFG1.	4.3 <sup>(2)(5)</sup>		v
Reference voltage	Fixed internal reference (input voltage scaling disabled). For best accuracy, the ADC conversion should be initiated through the TIRTOS API in order to include the gain/offset compensation factors stored in FCFG1. This value is derived from the scaled value (4.3V) as follows: Vref=4.3V*1408/4095	1.48		V
Reference voltage	VDDS as reference (Also known as <i>RELATIVE</i> ) (input voltage scaling enabled)	VDDS		V
Reference voltage	VDDS as reference (Also known as <i>RELATIVE</i> ) (input voltage scaling disabled)	VDDS / 2.82 <sup>(5)</sup>		V
Input Impedance	200 ksps, voltage scaling enabled. Capacitive input, Input impedance depends on sampling frequency and sampling time	>1		MΩ

(5) Applied voltage must be within absolute maximum ratings (Section 5.1) at all times.



### 5.13 Temperature Sensor

Measured on the TI CC2650EM-5XD reference design with  $T_c$  = 25°C,  $V_{\text{DDS}}$  = 3.0 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			4		°C
Range		-40		85	°C
Accuracy			±5		°C
Supply voltage coefficient <sup>(1)</sup>			3.2		°C/V

(1) Automatically compensated when using supplied driver libraries.

### 5.14 Battery Monitor

Measured on the TI CC2650EM-5XD reference design with  $T_c = 25^{\circ}C$ ,  $V_{DDS} = 3.0$  V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Resolution			50		mV
Range		1.8		3.8	V
Accuracy			13		mV

# 5.15 Continuous Time Comparator

 $T_{c}$  = 25°C,  $V_{\text{DDS}}$  = 3.0 V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range		0		VDDS	V
External reference voltage		0		VDDS	V
Internal reference voltage	DCOUPL as reference		1.27		V
Offset			3		mV
Hysteresis			<2		mV
Decision time	Step from -10 mV to 10 mV		0.72		μs
Current consumption when enabled <sup>(1)</sup>			8.6		μA

(1) Additionally, the bias module must be enabled when running in standby mode.

# 5.16 Low-Power Clocked Comparator

 $T_c = 25^{\circ}C$ ,  $V_{DDS} = 3.0$  V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
Input voltage range		0		VDDS	V
Clock frequency			32		kHz
Internal reference voltage, VDDS / 2			1.49 – 1.51		V
Internal reference voltage, VDDS / 3			1.01 – 1.03		V
Internal reference voltage, VDDS / 4			0.78 – 0.79		V
Internal reference voltage, DCOUPL / 1			1.25 – 1.28		V
Internal reference voltage, DCOUPL / 2			0.63 - 0.65		V
Internal reference voltage, DCOUPL / 3			0.42 - 0.44		V
Internal reference voltage, DCOUPL / 4			0.33 – 0.34		V
Offset			<2		mV
Hysteresis			<5		mV
Decision time	Step from -50 mV to 50 mV		<1		clock-cycle
Current consumption when enabled			362		nA

# 5.17 Programmable Current Source

 $T_c = 25^{\circ}C$ ,  $V_{DDS} = 3.0$  V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN T	YP MAX	UNIT
Current source programmable output range		0.25 –	20	μA
Resolution		0.	25	μA
Current consumption <sup>(1)</sup>	Including current source at maximum programmable output		23	μA

(1) Additionally, the bias module must be enabled when running in standby mode.

# 5.18 Synchronous Serial Interface (SSI)

 $T_c = 25^{\circ}C$ ,  $V_{DDS} = 3.0$  V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
S1 $^{(1)}$ t <sub>clk_per</sub> (SSIClk period)	Device operating as SLAVE	12		65024	system clocks
S2 <sup>(1)</sup> t <sub>clk_high</sub> (SSIClk high time)	Device operating as SLAVE		0.5		t <sub>clk_per</sub>
S3 <sup>(1)</sup> t <sub>clk_low</sub> (SSIClk low time)	Device operating as SLAVE		0.5		t <sub>clk_per</sub>
S1 (TX only) <sup>(1)</sup> $t_{clk\_per}$ (SSIClk period)	One-way communication to SLAVE - Device operating as MASTER	4		65024	system clocks
S1 (TX and RX) <sup>(1)</sup> $t_{clk\_per}$ (SSIClk period)	Normal duplex operation - Device operating as MASTER	8		65024	system clocks
S2 <sup>(1)</sup> t <sub>clk_high</sub> (SSIClk high time)	Device operating as MASTER		0.5		t <sub>clk_per</sub>
S3 <sup>(1)</sup> t <sub>clk_low</sub> (SSIClk low time)	Device operating as MASTER		0.5		t <sub>clk_per</sub>

(1) Refer to SSI timing diagrams Figure 5-1, Figure 5-2, and Figure 5-3.




Figure 5-1. SSI Timing for TI Frame Format (FRF = 01), Single Transfer Timing Measurement





Figure 5-2. SSI Timing for MICROWIRE Frame Format (FRF = 10), Single Transfer





# 5.19 DC Characteristics

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
	T <sub>A</sub> = 25°C, V <sub>DDS</sub> = 1.8 V				
GPIO VOH at 8-mA load	IOCURR = 2, high-drive GPIOs only	1.32	1.54		V
GPIO VOL at 8-mA load	IOCURR = 2, high-drive GPIOs only		0.26	0.32	V
GPIO VOH at 4-mA load	IOCURR = 1	1.32	1.58		V
GPIO VOL at 4-mA load	IOCURR = 1		0.21	0.32	V
GPIO pullup current	Input mode, pullup enabled, Vpad = 0 V		71.7		μA
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDDS		21.1		μA
GPIO high/low input transition, no hysteresis	IH = 0, transition between reading 0 and reading 1		0.88		V
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as $0 \rightarrow 1$		1.07		V
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as $1 \rightarrow 0$		0.74		V
GPIO input hysteresis	IH = 1, difference between $0 \rightarrow 1$ and $1 \rightarrow 0$ points		0.33		V

# DC Characteristics (continued)

PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT			
T <sub>A</sub> = 25°C, V <sub>DDS</sub> = 3.0 V						
GPIO VOH at 8-mA load	IOCURR = 2, high-drive GPIOs only	2.68	V			
GPIO VOL at 8-mA load	IOCURR = 2, high-drive GPIOs only	0.33	V			
GPIO VOH at 4-mA load	IOCURR = 1	2.72	V			
GPIO VOL at 4-mA load	IOCURR = 1	0.28	V			
	$T_A = 25^{\circ}C, V_{DDS} = 3.8 V$					
GPIO pullup current	Input mode, pullup enabled, Vpad = 0 V	277	μA			
GPIO pulldown current	Input mode, pulldown enabled, Vpad = VDDS	113	μA			
GPIO high/low input transition, no hysteresis	H = 0, transition between reading 0 and reading 1 1.67		V			
GPIO low-to-high input transition, with hysteresis	IH = 1, transition voltage for input read as $0 \rightarrow 1$ 1.94		V			
GPIO high-to-low input transition, with hysteresis	IH = 1, transition voltage for input read as $1 \rightarrow 0$	1.54	V			
GPIO input hysteresis	IH = 1, difference between $0 \rightarrow 1$ and $1 \rightarrow 0$ points	0.4	V			
	T <sub>A</sub> = 25°C					
VIH	Lowest GPIO input voltage reliably interpreted as a «High»	0.8	VDDS <sup>(1)</sup>			
VIL	Highest GPIO input voltage reliably interpreted as a 0.2		VDDS <sup>(1)</sup>			

(1) Each GPIO is referenced to a specific VDDS pin. See the technical reference manual listed in Section 8.3 for more details.

### 5.20 Thermal Resistance Characteristics

NAME	DESCRIPTION	RSM (°C/W) <sup>(1)</sup> (2)	RHB (°C/W) <sup>(1) (2)</sup>	RGZ (°C/W) <sup>(1)</sup> (2)
$R\theta_{JA}$	Junction-to-ambient thermal resistance	36.9	32.8	29.6
$R\theta_{JC(top)}$	Junction-to-case (top) thermal resistance	30.3	24.0	15.7
$R\theta_{JB}$	Junction-to-board thermal resistance	7.6	6.8	6.2
Psi <sub>JT</sub>	Junction-to-top characterization parameter	0.4	0.3	0.3
Psi <sub>JB</sub>	Junction-to-board characterization parameter	7.4	6.8	6.2
$R\theta_{JC(bot)}$	Junction-to-case (bottom) thermal resistance	2.1	1.9	1.9

(1) °C/W = degrees Celsius per watt.

(2) These values are based on a JEDEC-defined 2S2P system (with the exception of the Theta JC [Rθ<sub>JC</sub>] value, which is based on a JEDEC-defined 1S0P system) and will change based on environment as well as application. For more information, see these EIA/JEDEC standards:

• JESD51-2, Integrated Circuits Thermal Test Method Environmental Conditions - Natural Convection (Still Air).

• JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.

• JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages.

• JESD51-9, Test Boards for Area Array Surface Mount Package Thermal Measurements.

Power dissipation of 2 W and an ambient temperature of 70°C is assumed.

# 5.21 Timing Requirements

		MIN	NOM	MAX	UNIT
Rising supply-voltage slew rate		0		100	mV/μs
Falling supply-voltage slew rate		0		20	mV/μs
Falling supply-voltage slew rate, with low-power flash settings <sup>(1)</sup>				3	mV/μs
Positive temperature gradient in standby <sup>(2)</sup>	No limitation for negative temperature gradient, or outside standby mode			5	°C/s
CONTROL INPUT AC CHARACTERISTICS <sup>(3)</sup>		1			
RESET_N low duration		1			μs

(1) For smaller coin cell batteries, with high worst-case end-of-life equivalent source resistance, a 22-µF VDDS input capacitor (see Figure 7-1) must be used to ensure compliance with this slew rate.

(2) Applications using RCOSC\_LF as sleep timer must also consider the drift in frequency caused by a change in temperature (see Section 5.11).

(3)  $T_A = -40^{\circ}$ C to 85°C,  $V_{DDS} = 1.7$  V to 3.8 V, unless otherwise noted.


### 5.22 Switching Characteristics

Measured on the TI CC2650EM-5XD reference design with  $T_c = 25^{\circ}C$ ,  $V_{DDS} = 3.0$  V, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
WAKEUP AND TIMING					
$Idle \rightarrow Active$			14		μs
Standby $\rightarrow$ Active			151		μs
Shutdown $\rightarrow$ Active			1015		μs




### 5.23 Typical Characteristics






#### **Typical Characteristics** (continued)



Submit Documentation Feedback Product Folder Links: CC2630 Copyright © 2015–2016, Texas Instruments Incorporated



### Typical Characteristics (continued)









Figure 5-18. SoC ADC Output vs Supply Voltage (Fixed Input, Internal Reference, No Scaling)






Figure 5-17. SoC ADC Effective Number of Bits vs Input Frequency (Internal Reference, No Scaling)







Figure 5-19. SoC ADC Output vs Temperature (Fixed Input, Internal Reference, No Scaling)





# Typical Characteristics (continued)








# 6 Detailed Description

#### 6.1 Overview

The core modules of the CC26xx product family are shown in the Section 6.2.

#### 6.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated



# 6.3 Main CPU

The SimpleLink CC2630 Wireless MCU contains an ARM Cortex-M3 (CM3) 32-bit CPU, which runs the application and the higher layers of the protocol stack.

The CM3 processor provides a high-performance, low-cost platform that meets the system requirements of minimal memory implementation, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

CM3 features include the following:

- 32-bit ARM Cortex-M3 architecture optimized for small-footprint embedded applications
- Outstanding processing performance combined with fast interrupt handling
- ARM Thumb<sup>®</sup>-2 mixed 16- and 32-bit instruction set delivers the high performance expected of a 32-bit ARM core in a compact memory size usually associated with 8- and 16-bit devices, typically in the range of a few kilobytes of memory for microcontroller-class applications:
  - Single-cycle multiply instruction and hardware divide
  - Atomic bit manipulation (bit-banding), delivering maximum memory use and streamlined peripheral control
  - Unaligned data access, enabling data to be efficiently packed into memory
- Fast code execution permits slower processor clock or increases sleep mode time
- · Harvard architecture characterized by separate buses for instruction and data
- Efficient processor core, system, and memories
- Hardware division and fast digital-signal-processing oriented multiply accumulate
- Saturating arithmetic for signal processing
- Deterministic, high-performance interrupt handling for time-critical applications
- · Enhanced system debug with extensive breakpoint and trace capabilities
- · Serial wire trace reduces the number of pins required for debugging and tracing
- Migration from the ARM7<sup>™</sup> processor family for better performance and power efficiency
- · Optimized for single-cycle flash memory use
- Ultralow-power consumption with integrated sleep modes
- 1.25 DMIPS per MHz

#### 6.4 RF Core

The RF Core contains an ARM Cortex-M0 processor that interfaces the analog RF and base-band circuitries, handles data to and from the system side, and assembles the information bits in a given packet structure. The RF core offers a high level, command-based API to the main CPU.

The RF core is capable of autonomously handling the time-critical aspects of the radio protocols (802.15.4 ZigBee) thus offloading the main CPU and leaving more resources for the user application.

The RF core has a dedicated 4-KB SRAM block and runs initially from separate ROM memory. The ARM Cortex-M0 processor is not programmable by customers.



#### 6.5 Sensor Controller

The Sensor Controller contains circuitry that can be selectively enabled in standby mode. The peripherals in this domain may be controlled by the Sensor Controller Engine which is a proprietary power-optimized CPU. This CPU can read and monitor sensors or perform other tasks autonomously, thereby significantly reducing power consumption and offloading the main CM3 CPU.

The Sensor Controller is set up using a PC-based configuration tool, called Sensor Controller Studio, and potential use cases may be (but are not limited to):

- Analog sensors using integrated ADC
- Digital sensors using GPIOs, bit-banged I<sup>2</sup>C, and SPI
- UART communication for sensor reading or debugging
- Capacitive sensing
- Waveform generation
- Pulse counting
- Keyboard scan
- Quadrature decoder for polling rotation sensors
- Oscillator calibration

#### NOTE

Texas Instruments provides application examples for some of these use cases, but not for all of them.

The peripherals in the Sensor Controller include the following:

- The low-power clocked comparator can be used to wake the device from any state in which the comparator is active. A configurable internal reference can be used in conjunction with the comparator. The output of the comparator can also be used to trigger an interrupt or the ADC.
- Capacitive sensing functionality is implemented through the use of a constant current source, a timeto-digital converter, and a comparator. The continuous time comparator in this block can also be used as a higher-accuracy alternative to the low-power clocked comparator. The Sensor Controller will take care of baseline tracking, hysteresis, filtering and other related functions.
- The ADC is a 12-bit, 200-ksamples/s ADC with eight inputs and a built-in voltage reference. The ADC can be triggered by many different sources, including timers, I/O pins, software, the analog comparator, and the RTC.
- The Sensor Controller also includes a SPI–I<sup>2</sup>C digital interface.
- The analog modules can be connected to up to eight different GPIOs.

The peripherals in the Sensor Controller can also be controlled from the main application processor.

ANALOG CAPABLE	7 × 7 RGZ DIO NUMBER	5 × 5 RHB DIO NUMBER	4 × 4 RSM DIO NUMBER
Y	30	14	
Y	29	13	
Y	28	12	
Y	27	11	9
Y	26	9	8
Y	25	10	7
Y	24	8	6
Y	23	7	5
Ν	7	4	2
Ν	6	3	1
Ν	5	2	0
Ν	4	1	
Ν	3	0	
Ν	2		
Ν	1		
Ν	0		

#### Table 6-1. GPIOs Connected to the Sensor Controller<sup>(1)</sup>

(1) Depending on the package size, up to 16 pins can be connected to the Sensor Controller. Up to 8 of these pins can be connected to analog modules.

### 6.6 Memory

The flash memory provides nonvolatile storage for code and data. The flash memory is in-system programmable.

The SRAM (static RAM) can be used for both storage of data and execution of code and is split into two 4-KB blocks and two 6-KB blocks. Retention of the RAM contents in standby mode can be enabled or disabled individually for each block to minimize power consumption. In addition, if flash cache is disabled, the 8-KB cache can be used as a general-purpose RAM.

The ROM provides preprogrammed embedded TI RTOS kernel, Driverlib and lower layer protocol stack software (802.15.4 MAC). It also contains a bootloader that can be used to reprogram the device using SPI or UART.

# 6.7 Debug

The on-chip debug support is done through a dedicated cJTAG (IEEE 1149.7) or JTAG (IEEE 1149.1) interface.

#### 6.8 Power Management

To minimize power consumption, the CC2630 device supports a number of power modes and power management features (see Table 6-2).

NODE	SOFTWARE CONFIGURABLE POWER MODES				RESET PIN	
MODE	ACTIVE	IDLE	STANDBY	SHUTDOWN	HELD	
CPU	Active	Off	Off	Off	Off	
Flash	On	Available	Off	Off	Off	
SRAM	On	On	On	Off	Off	
Radio	Available	Available	Off	Off	Off	
Supply System	On	On	Duty Cycled	Off	Off	
Current	1.45 mA + 31 μA/MHz	550 µA	1 µA	0.15 μA	0.1 μA	
Wake-up Time to CPU Active <sup>(1)</sup>	-	14 μs	151 μs	1015 µs	1015 µs	
Register Retention	Full	Full	Partial	No	No	
SRAM Retention	Full	Full	Full	No	No	
High-Speed Clock	XOSC_HF or RCOSC_HF	XOSC_HF or RCOSC_HF	Off	Off	Off	
Low-Speed Clock	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	XOSC_LF or RCOSC_LF	Off	Off	
Peripherals	Available	Available	Off	Off	Off	
Sensor Controller	Available	Available	Available	Off	Off	
Wake up on RTC	Available	Available	Available	Off	Off	
Wake up on Pin Edge	Available	Available	Available	Available	Off	
Wake up on Reset Pin	Available	Available	Available	Available	Available	
Brown Out Detector (BOD)	Active	Active	Duty Cycled <sup>(2)</sup>	Off	N/A	
Power On Reset (POR)	Active	Active	Active	Active	N/A	

#### Table 6-2. Power Modes

(1) Not including RTOS overhead(2) The Brown Out Detector is disa

The Brown Out Detector is disabled between recharge periods in STANDBY. Lowering the supply voltage below the BOD threshold between two recharge periods while in STANDBY may cause the BOD to lock the device upon wake-up until a Reset/POR releases it. To avoid this, it is recommended that STANDBY mode is avoided if there is a risk that the supply voltage (VDDS) may drop below the specified operating voltage range. For the same reason, it is also good practice to ensure that a power cycling operation, such as a battery replacement, triggers a Power-on-reset by ensuring that the VDDS decoupling network is fully depleted before applying supply voltage again (for example, inserting new batteries).

In active mode, the application CM3 CPU is actively executing code. Active mode provides normal operation of the processor and all of the peripherals that are currently enabled. The system clock can be any available clock source (see Table 6-2).

In idle mode, all active peripherals can be clocked, but the Application CPU core and memory are not clocked and no code is executed. Any interrupt event will bring the processor back into active mode.

In standby mode, only the always-on domain (AON) is active. An external wake event, RTC event, or sensor-controller event is required to bring the device back to active mode. MCU peripherals with retention do not need to be reconfigured when waking up again, and the CPU continues execution from where it went into standby mode. All GPIOs are latched in standby mode.

In shutdown mode, the device is turned off entirely, including the AON domain and the Sensor Controller. The I/Os are latched with the value they had before entering shutdown mode. A change of state on any I/O pin defined as a *wake from Shutdown pin* wakes up the device and functions as a reset trigger. The CPU can differentiate between a reset in this way, a reset-by-reset pin, or a power-on-reset by reading the reset status register. The only state retained in this mode is the latched I/O state and the Flash memory contents.

The Sensor Controller is an autonomous processor that can control the peripherals in the Sensor Controller independently of the main CPU, which means that the main CPU does not have to wake up, for example, to execute an ADC sample or poll a digital sensor over SPI. The main CPU saves both current and wake-up time that would otherwise be wasted. The Sensor Controller Studio enables the user to configure the sensor controller and choose which peripherals are controlled and which conditions wake up the main CPU.

#### 6.9 Clock Systems

The CC2630 supports two external and two internal clock sources.

A 24-MHz crystal is required as the frequency reference for the radio. This signal is doubled internally to create a 48-MHz clock.

The 32-kHz crystal is optional. The low-speed crystal oscillator is designed for use with a 32-kHz watch-type crystal.

The internal high-speed oscillator (48-MHz) can be used as a clock source for the CPU subsystem.

The internal low-speed oscillator (32.768-kHz) can be used as a reference if the low-power crystal oscillator is not used.

The 32-kHz clock source can be used as external clocking reference through GPIO.

#### 6.10 General Peripherals and Modules

The I/O controller controls the digital I/O pins and contains multiplexer circuitry to allow a set of peripherals to be assigned to I/O pins in a flexible manner. All digital I/Os are interrupt and wake-up capable, have a programmable pullup and pulldown function and can generate an interrupt on a negative or positive edge (configurable). When configured as an output, pins can function as either push-pull or open-drain. Five GPIOs have high drive capabilities (marked in **bold** in Section 4).

The SSIs are synchronous serial interfaces that are compatible with SPI, MICROWIRE, and Texas Instruments synchronous serial interfaces. The SSIs support both SPI master and slave up to 4 MHz.

The UART implements a universal asynchronous receiver/transmitter function. It supports flexible baudrate generation up to a maximum of 3 Mbps .

Timer 0 is a general-purpose timer module (GPTM), which provides two 16-bit timers. The GPTM can be configured to operate as a single 32-bit timer, dual 16-bit timers or as a PWM module.

Timer 1, Timer 2, and Timer 3 are also GPTMs. Each of these timers is functionally equivalent to Timer 0.

In addition to these four timers, the RF core has its own timer to handle timing for RF protocols; the RF timer can be synchronized to the RTC.

The I<sup>2</sup>C interface is used to communicate with devices compatible with the I<sup>2</sup>C standard. The I<sup>2</sup>C interface is capable of 100-kHz and 400-kHz operation, and can serve as both I<sup>2</sup>C master and I<sup>2</sup>C slave.

The TRNG module provides a true, nondeterministic noise source for the purpose of generating keys, initialization vectors (IVs), and other random number requirements. The TRNG is built on 24 ring oscillators that create unpredictable output to feed a complex nonlinear combinatorial circuit.

The watchdog timer is used to regain control if the system fails due to a software error after an external device fails to respond as expected. The watchdog timer can generate an interrupt or a reset when a predefined time-out value is reached.

The device includes a direct memory access ( $\mu$ DMA) controller. The  $\mu$ DMA controller provides a way to offload data transfer tasks from the CM3 CPU, allowing for more efficient use of the processor and the available bus bandwidth. The  $\mu$ DMA controller can perform transfer between memory and peripherals. The  $\mu$ DMA controller has dedicated channels for each supported on-chip module and can be programmed to automatically perform transfers between peripherals and memory as the peripheral is ready to transfer more data. Some features of the  $\mu$ DMA controller include the following (this is not an exhaustive list):

- · Highly flexible and configurable channel operation of up to 32 channels
- Transfer modes:
  - Memory-to-memory
  - Memory-to-peripheral
  - Peripheral-to-memory
  - Peripheral-to-peripheral
- Data sizes of 8, 16, and 32 bits

The AON domain contains circuitry that is always enabled, except for in Shutdown (where the digital supply is off). This circuitry includes the following:

- The RTC can be used to wake the device from any state where it is active. The RTC contains three compare and one capture registers. With software support, the RTC can be used for clock and calendar operation. The RTC is clocked from the 32-kHz RC oscillator or crystal. The RTC can also be compensated to tick at the correct frequency even when the internal 32-kHz RC oscillator is used instead of a crystal.
- The battery monitor and temperature sensor are accessible by software and give a battery status indication as well as a coarse temperature measure.

# 6.11 Voltage Supply Domains

The CC2630 device can interface to two or three different voltage domains depending on the package type. On-chip level converters ensure correct operation as long as the signal voltage on each input/output pin is set with respect to the corresponding supply pin (VDDS, VDDS2 or VDDS3). lists the pin-to-VDDS mapping.

	Package			
	VQFN 7 × 7 (RGZ)	VQFN 5 × 5 (RHB)	VQFN 4 × 4 (RSM)	
VDDS <sup>(1)</sup>	DIO 23–30 Reset_N	DIO 7–14 Reset_N	DIO 5–9 Reset_N	
VDDS2	DIO 0-11	DIO 0–6 JTAG	DIO 0–4 JTAG	
VDDS3	DIO 12–22 JTAG	N/A	N/A	

(1) VDDS\_DCDC must be connected to VDDS on the PCB

## 6.12 System Architecture

Depending on the product configuration, CC26xx can function either as a Wireless Network Processor (WNP—an IC running the wireless protocol stack, with the application running on a separate MCU), or as a System-on-Chip (SoC), with the application and protocol stack running on the ARM CM3 core inside the device.

In the first case, the external host MCU communicates with the device using SPI or UART. In the second case, the application must be written according to the application framework supplied with the wireless protocol stack.

# 7 Application, Implementation, and Layout

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 7.1 Application Information

Very few external components are required for the operation of the CC2630 device. This section provides some general information about the various configuration options when using the CC2630 in an application, and then shows two examples of application circuits with schematics and layout. This is only a small selection of the many application circuit examples available as complete reference designs from the product folder on www.ti.com.

Figure 7-1 shows the various RF front-end configuration options. The RF front end can be used in differential- or single-ended configurations with the options of having internal or external biasing. These options allow for various trade-offs between cost, board space, and RF performance. Differential operation with external bias gives the best performance while single-ended operation with internal bias gives the least amount of external components and the lowest power consumption. Reference designs exist for each of these options.






Figure 7-2 shows the various supply voltage configuration options. Not all power supply decoupling capacitors or digital I/Os are shown. Exact pin positions will vary between the different package options. For a detailed overview of power supply decoupling and wiring, see the TI reference designs and the CC26xx technical reference manual (Section 8.3).





Figure 7-2. Supply Voltage Configurations



#### 7.2 5 × 5 External Differential (5XD) Application Circuit



Copyright © 2016, Texas Instruments Incorporated

Figure 7-3. 5 × 5 External Differential (5XD) Application Circuit



### 7.2.1 Layout






Figure 7-4. 5 × 5 External Differential (5XD) Layout

### 7.3 4 × 4 External Single-ended (4XS) Application Circuit



Copyright © 2016, Texas Instruments Incorporated





### 7.3.1 Layout




Figure 7-6. 4 × 4 External Single-ended (4XS) Layout

### 8 Device and Documentation Support

#### 8.1 Device Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to all part numbers and date-code. Each device has one of three prefixes/identifications: X, P, or null (no prefix) (for example, CC2630 is in production; therefore, no prefix/identification is assigned).

Device development evolutionary flow:

- **X** Experimental device that is not necessarily representative of the final device's electrical specifications and may not use production assembly flow.
- **P** Prototype device that is not necessarily the final silicon die and may not necessarily meet final electrical specifications.
- **null** Production version of the silicon die that is fully qualified.

Production devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (X or P) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, *RSM*).

For orderable part numbers of the *CC2630* device in the *RSM, RHB or RGZ* package types, see the Package Option Addendum of this document, the TI website (www.ti.com), or contact your TI sales representative.




Figure 8-1. Device Nomenclature



#### 8.2 Tools and Software

TI offers an extensive line of development tools, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of the CC2630 device applications:

#### Software Tools:

#### SmartRF Studio 7:

SmartRF Studio is a PC application that helps designers of radio systems to easily evaluate the RF-IC at an early stage in the design process.

- · Test functions for sending and receiving radio packets, continuous wave transmit and receive
- · Evaluate RF performance on custom boards by wiring it to a supported evaluation board or debugger
- Can also be used without any hardware, but then only to generate, edit and export radio configuration settings
- Can be used in combination with several development kits for Texas Instruments' CCxxxx RF-ICs

#### Sensor Controller Studio:

Sensor Controller Studio provides a development environment for the CC26xx Sensor Controller. The Sensor Controller is a proprietary, power-optimized CPU in the CC26xx, which can perform simple background tasks autonomously and independent of the System CPU state.

- Allows for Sensor Controller task algorithms to be implemented using a C-like programming language
- Outputs a Sensor Controller Interface driver, which incorporates the generated Sensor Controller machine code and associated definitions
- Allows for rapid development by using the integrated Sensor Controller task testing and debugging functionality. This allows for live visualization of sensor data and algorithm verification.

#### **IDEs and Compilers:**

Code Composer Studio:

- · Integrated development environment with project management tools and editor
- Code Composer Studio (CCS) 6.1 and later has built-in support for the CC26xx device family
- Best support for XDS debuggers; XDS100v3, XDS110 and XDS200
- High integration with TI-RTOS with support for TI-RTOS Object View

IAR Embedded Workbench for ARM

- · Integrated development environment with project management tools and editor
- · IAR EWARM 7.30.3 and later has built-in support for the CC26xx device family
- Broad debugger support, supporting XDS100v3, XDS200, IAR I-Jet and Segger J-Link
- · Integrated development environment with project management tools and editor
- RTOS plugin available for TI-RTOS

For a complete listing of development-support tools for the CC2630 platform, visit the Texas Instruments website at www.ti.com. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.

#### 8.3 Documentation Support

To receive notification of documentation updates, navigate to the device product folder on ti.com (CC2630). In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

The current documentation that describes the CC2630 devices, related peripherals, and other technical collateral is listed in the following.

#### **Technical Reference Manual**

CC13xx, CC26xx SimpleLink™ Wireless MCU Technical Reference Manual CC26xx SimpleLink™ Wireless MCU Errata

#### Errata

CC2630 and CC2650 SimpleLink™ Wireless MCU Errata

#### 8.4 Texas Instruments Low-Power RF Website

Texas Instruments' Low-Power RF website has all the latest products, application and design notes, FAQ section, news and events updates. Go to www.ti.com/lprf.

#### 8.5 Low-Power RF eNewsletter

The Low-Power RF eNewsletter is up-to-date on new products, news releases, developers' news, and other news and events associated with low-power RF products from TI. The Low-Power RF eNewsletter articles include links to get more online information.

Sign up at: www.ti.com/lprfnewsletter

#### 8.6 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

TI Embedded Processors Wiki Texas Instruments Embedded Processors Wiki. Established to help developers get started with Embedded Processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

Low-Power RF Online Community Wireless Connectivity Section of the TI E2E Support Community

- Forums, videos, and blogs
- RF design help
- E2E interaction

Join here.

- Low-Power RF Developer Network Texas Instruments has launched an extensive network of low-power RF development partners to help customers speed up their application development. The network consists of recommended companies, RF consultants, and independent design houses that provide a series of hardware module products and design services, including:
  - RF circuit, low-power RF, and ZigBee design services
  - Low-power RF and ZigBee module solutions and development tools
  - · RF certification services and RF circuit manufacturing

For help with modules, engineering services or development tools:

Search the Low-Power RF Developer Network to find a suitable partner. www.ti.com/lprfnetwork



#### 8.7 Additional Information

Texas Instruments offers a wide selection of cost-effective, low-power RF solutions for proprietary and standard-based wireless applications for use in industrial and consumer applications. The selection includes RF transceivers, RF transmitters, RF front ends, and Systems-on-Chips as well as various software solutions for the sub-1-GHz and 2.4-GHz frequency bands.

In addition, Texas Instruments provides a large selection of support collateral such as development tools, technical documentation, reference designs, application expertise, customer support, third-party and university programs.

The Low-Power RF E2E Online Community provides technical support forums, videos and blogs, and the chance to interact with engineers from all over the world.

With a broad selection of product solutions, end-application possibilities, and a range of technical support, Texas Instruments offers the broadest low-power RF portfolio.

#### 8.8 Trademarks

SimpleLink, SmartRF, Code Composer Studio, E2E are trademarks of Texas Instruments. ARM7 is a trademark of ARM Limited (or its subsidiaries). ARM, Cortex, ARM Thumb are registered trademarks of ARM Limited (or its subsidiaries). CoreMark is a registered trademark of Embedded Microprocessor Benchmark Consortium. IAR Embedded Workbench is a registered trademark of IAR Systems AB. IEEE Std 1241 is a trademark of Institute of Electrical and Electronics Engineers, Incorporated. ZigBee is a registered trademark of ZigBee Alliance, Inc. All other trademarks are the property of their respective owners.

#### 8.9 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.10 Export Control Notice

Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data (as defined by the U.S., EU, and other Export Administration Regulations) including software, or any controlled product restricted by other applicable national regulations, received from Disclosing party under this Agreement, or any direct product of such technology, to any destination to which such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior authorization from U.S. Department of Commerce and other competent Government authorities to the extent required by those laws.

#### 8.11 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

#### 9 Mechanical Packaging and Orderable Information

#### 9.1 Packaging Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



6-Feb-2020

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	-	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CC2630F128RGZR	ACTIVE	VQFN	RGZ	48	2500	Green (RoHS & no Sb/Br)	NIPDAU   NIPDAUAG	Level-3-260C-168 HR	-40 to 85	CC2630 F128	Samples
CC2630F128RGZT	ACTIVE	VQFN	RGZ	48	250	Green (RoHS & no Sb/Br)	NIPDAU   NIPDAUAG	Level-3-260C-168 HR	-40 to 85	CC2630 F128	Samples
CC2630F128RHBR	ACTIVE	VQFN	RHB	32	3000	Green (RoHS & no Sb/Br)	NIPDAU   NIPDAUAG	Level-3-260C-168 HR	-40 to 85	CC2630 F128	Samples
CC2630F128RHBT	ACTIVE	VQFN	RHB	32	250	Green (RoHS & no Sb/Br)	NIPDAU   NIPDAUAG	Level-3-260C-168 HR	-40 to 85	CC2630 F128	Samples
CC2630F128RSMR	ACTIVE	VQFN	RSM	32	3000	Green (RoHS & no Sb/Br)	NIPDAU   NIPDAUAG	Level-3-260C-168 HR	-40 to 85	CC2630 F128	Samples
CC2630F128RSMT	ACTIVE	VQFN	RSM	32	250	Green (RoHS & no Sb/Br)	NIPDAU   NIPDAUAG	Level-3-260C-168 HR	-40 to 85	CC2630 F128	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

6-Feb-2020

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CC2630F128RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
CC2630F128RGZR	VQFN	RGZ	48	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
CC2630F128RGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
CC2630F128RGZT	VQFN	RGZ	48	250	180.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2
CC2630F128RHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
CC2630F128RHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
CC2630F128RHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
CC2630F128RSMR	VQFN	RSM	32	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
CC2630F128RSMT	VQFN	RSM	32	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

Texas Instruments

www.ti.com

## PACKAGE MATERIALS INFORMATION

19-Sep-2019



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CC2630F128RGZR	VQFN	RGZ	48	2500	336.6	336.6	31.8
CC2630F128RGZR	VQFN	RGZ	48	2500	367.0	367.0	38.0
CC2630F128RGZT	VQFN	RGZ	48	250	210.0	185.0	35.0
CC2630F128RGZT	VQFN	RGZ	48	250	210.0	185.0	35.0
CC2630F128RHBR	VQFN	RHB	32	3000	367.0	367.0	35.0
CC2630F128RHBT	VQFN	RHB	32	250	210.0	185.0	35.0
CC2630F128RHBT	VQFN	RHB	32	250	210.0	185.0	35.0
CC2630F128RSMR	VQFN	RSM	32	3000	367.0	367.0	35.0
CC2630F128RSMT	VQFN	RSM	32	250	210.0	185.0	35.0


# **RGZ 48**

7 x 7, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

### VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **RGZ0048A**

# PACKAGE OUTLINE

### VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




# **RGZ0048A**

### **EXAMPLE BOARD LAYOUT**

### VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RGZ0048A**

### **EXAMPLE STENCIL DESIGN**

### VQFN - 1 mm max height

PLASTIC QUADFLAT PACK- NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### **RSM 32**


4 x 4, 0.4 mm pitch

# **GENERIC PACKAGE VIEW**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






# **RSM0032B**



# **PACKAGE OUTLINE**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




## **RSM0032B**

# **EXAMPLE BOARD LAYOUT**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RSM0032B**

# **EXAMPLE STENCIL DESIGN**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




## **RHB 32**

5 x 5, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **RHB0032E**



# **PACKAGE OUTLINE**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RHB0032E**

# **EXAMPLE BOARD LAYOUT**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RHB0032E**

# **EXAMPLE STENCIL DESIGN**

### VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated