

Ph. 480-503-4295 | NOPP@FocusLCD.com

TFT | CHARACTER | UWVD | FSC | SEGMENT | CUSTOM | REPLACEMENT

Character Display Module

Part Number

C162ALBFGS16WN55PAB

Overview

Display area: 80mm x 36mm (16 x 2) FSTN, Black background, RGB Edge lit, Bottom view, Wide temp, Transmissive (negative), 5V LCD, 5V LED, Controller=ST7066U, RoHS Compliant




- 1. 5x8 dots with cursor
- 2. 16characters *2lines display
- 3. 4-bit or 8-bit MPU interfaces
- 4. Built-in controller (ST7066U or equivalent)
 5. Display Mode & Backlight Variations
 6. ROHS Compliant

LCD type	DFSTN	ØFSTI	N Negative						
	□STN Yellow C	□STN Gray				□STN Blue	Negative		
View direction	⊠6 O'clock		□12 O	'clock					
Rear Polarizer	□Reflective		□Transflective ☑Transmissive					ive	
Deeldight Type	LED Array		□Int	ernal Power		□3.0V Input			
Backlight Type	⊠LED Edge	☑LED Edge □CCF			ternal Power		□5.0V Input		
Backlight Color	□White	D Blue	•	🗆 Ar	nber		⊠Red-Gree	n-Blue	
Temperature Range	□Normal		⊠Wide)	□Super Wide				
DC to DC circuit	□Build-in		⊠Not Build-in						
Touch screen	□With				☑Without				
Font type	⊠English-Japa	nese	□Englis	sh-Eur	open	□Englis	h-Russian	□other	

MECHANICAL SPECIFICATIONS

Module size	80.0mm(L)*36.0mm(W)* Max13.0(H)mm
Viewing area	64.5mm(L)*16.4mm(W)
Character size	3.00mm(L)*5.23mm(W)
Character pitch	3.51mm(L)*5.75mm(W)
Weight	Approx.






Absolute maximum ratings

Item	Symbol		Standard		Unit
Power voltage	VDD-VSS	0	-	7.0	V
Input voltage	V _{IN}	VSS	-	VDD	v
Operating temperature range	V _{OP}	-20	-	+70	Ŷ
Storage temperature range	V _{ST}	-30	-	+80	C

Block diagram




Interface pin description

Pin no.	Symbol	External connection	Function					
1	Vss		Signal ground for LCM					
2	Vdd	Power supply	Power supply for logic for LCM					
3	Vo		Contrast adjust					
4	RS	MPU	Register select signal					
5	R/W	MPU	Read/write select signal					
6	E	MPU	Operation (data read/write) enable signal					
7~10	DB0~DB3	MPU	Four low order bi-directional three-state data bus lines. Used for data transfer between the MPU and the LCM. These four are not used during 4-bit operation.					
11~14	DB4~DB7	MPU	Four high order bi-directional three-state data bus lines. Used for data transfer between the MPU					
15	K		Signal ground for BKL					
16	A-Red	Power supply	Signal ground for LCM					
17	A-Green	Power supply	Signal ground for LCM					
18	A-Blue		Signal ground for LCM					

Contrast adjust





V_{DD~}V₀: LCD Driving voltage VR: 10k~20k

8. Optical characteristics

FSTN type display module (Ta=25°C, VDD=5.0V)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit
Viewing angle	LeftRight	θ	Ta=25 ℃	-	60	-	dog
(6 0'clock)	TopBottom	θ	1a=25 C	-	70	-	deg
Contrast ratio		CR		3	5	-	-
Pooponoo timo	Rise	tr	Ta=25 ℃	-	150	250	20
Response time	Tall	tr		-	200	300	ms

Electrical characteristics

DC characteristics

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Supply voltage for LCD	VDD-V0	Ta =25℃	4.3	4.5	4.7	V
Input voltage	Vdd		4.8	5.0	5.2	
Supply current	ldd	Ta=25℃, V _{DD} =5.0V	-	1.5	2.5	mA
Input leakage current	LKG		-	-	1.0	uA
"H" level input voltage	VIH		2.2	-	Vdd	
"L" level input voltage	VIL	Twice initial value or less	0	-	0.6	V
"H" level output voltage	Vон	LOH=-0.25mA	2.4	-	-	v
"L" level output voltage	Vol	LOH=1.6mA	-	-	0.4	

Backlight information (Ta =25 $^{\circ}$ C)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
		Vf=2.0V, Red	-	10	20	
Supply Current	LED	Vf=3.0V, Green	-	15	20	mA
		Vf=3.0V, Blue	-	15	20	
		Red	1.8	-	2.2	
Supply voltage	Vf	Green	2.8	-	3.3	V
		Blue	2.8	-	3.3	V
Reverse voltage	VR	Ta=25℃,	-	5.0	-	
		Red	-	55	60	
Luminous Intensity	IV	Green	-	190	200	Cd/m2
		Blue	-	25	30	
		Red	630	-	645	
Peak wavelength	VIH	Green	515	-	525	nm
		Blue	465	-	475	




10. Timing Characteristics

Write cycle (Ta=25°C, VDD=5.0V)

Parameter	Symbol	Test pin	Min.	Тур.	Max.	Unit
Enable cycle time	tc		500	-	-	
Enable pulse width	tw	E	300	-	-	
Enable rise/fall time	tr, tr		-	-	25	
RS; R/W setup time	t su1	RS; R/W	100	-	-	ns
RS; R/W address hold time	t h1	RS; R/W	10	-	-	115
Read data output delay	tsu2	DB0~DB7	60	-	-	
Read data hold time	th2	ופת~טפע	10	-	-	


Write mode timing diagram



Read cycle (Ta=25°C, VDD=5.0V)

Parameter	Symbol Test pin Min			Тур.	Max.	Unit
Enable cycle time	tc		500	-	-	
Enable pulse width	tw	E	300	-	-	
Enable rise/fall time	tr, tr		-	-	25	
RS; R/W setup time	t su	RS; R/W	100	-	-	ns
RS; R/W address hold time	th	RS; R/W	10	-	-	115
Read data output delay	td	DB0~DB7	60	-	90	
Read data hold time	t dh	1םע~טםע	20	-	-	

Read mode timing diagram





Instruction description

Outline

To overcome the speed difference between the internal clock of SPLC780D and the MPU clock, SPLC780D performs internal operations by storing control in formations to IR or DR. The internal operation is determined according to the signal from MPU, composed of read/write and data bus (Refer to Table7). Instructions can be divided largely into four groups:

- 1) SPLC780D function set instructions (set display methods, set data length, etc.)
- 2) Address set instructions to internal RAM
- 3) Data transfer instructions with internal RAM
- 4) Others

The address of the internal RAM is automatically increased or decreased by 1.

Note: during internal operation, busy flag (DB7) is read "High".

Busy flag check must be preceded by the next instruction.

				Ins	tructi	ion co	ode					Execution
Instruction	RS	R/W	DB7	DB6	DB 5	DB4	DB3	DB2	DB 1	DB0	Description	time (fosc= 270 KHZ
Clear Display	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRA and set DDRAM address to "00H" from AC	1.53ms
Return Home	0	0	0	0	0	0	0	0	1	-	Set DDRAM address to "00H" From AC and return cursor to Its original position if shifted. The contents of DDRAM are not changed.	1.53ms
Entry mode Set	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction And blinking of entire display	39us
Display ON/ OFF control	0	0	0	0	0	0	1	D	С	В	Set display (D), cursor (C), and Blinking of cursor (B) on/off Control bit.	
Cursor or Display shift	0	0	0	0	0	1	S/C	R/L	-	-	Set cursor moving and display Shift control bit, and the Direction, without changing of DDRAM data.	39us
Function set	0	0	0	0	1	DL	N	F	-	-	Set interface data length (DL: 8- Bit/4-bit), numbers of display Line (N: =2-line/1-line) and, Display font type (F: 5x11/5x8)	39us
Set CGRAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address Counter.	39us
Set DDRAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address Counter.	39us
Read busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal Operation or not can be known By reading BF. The contents of Address counter can also be read.	Ous
Write data to Address	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM).	43us
Read data From RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM).	43us

NOTE:

When an MPU program with checking the busy flag (DB7) is made, it must be necessary 1/2fosc is necessary for executing the next instruction by the falling edge of the "E" signal after the busy flag (DB7) goes to "Low".



Contents

1) Clear display

<u>- 1) Olcu</u>	raiopiay								
RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter).

Return cursor to the original status, namely, bring the cursor to the left edge on the fist line of the display. Make the entry mode increment (I/D="High").

2) Return home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	-

Return home is cursor return home instruction.

Set DDRAM address to "00H" into the address counter.

Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM does not change.

3) Entry mode set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	SH

Set the moving direction of cursor and display.

I/D: increment / decrement of DDRAM address (cursor or blink)

When I/D="high", cursor/blink moves to right and DDRAM address is increased by 1. When I/D="Low", cursor/blink moves to left and DDRAM address is increased by 1.

*CGRAM operates the same way as DDRAM, when reading from or writing to CGRAM.

SH: shift of entire display

When DDRAM read (CGRAM read/write) operation or SH="Low", shifting of entire display is not performed. If SH = "High" and DDRAM write operation, shift of entire display is performed according to I/D value. (I/D="high". shift left, I/D="Low". Shift right).

4) Display ON/OFF control

RS	R	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0		0	0	0	0	0	1	D	С	В

Control display/cursor/blink ON/OFF 1 bit register.

D: Display ON/OFF control bit

When D="High", entire display is turned on.

When D="Low", display is turned off, but display data remains in DDRAM.

C: cursor ON/OFF control bit

When D="High", cursor is turned on.

When D="Low", cursor is disappeared in current display, but I/D register preserves its data.

B: Cursor blink ON/OFF control bit

When B="High", cursor blink is on, which performs alternately between all the "High" data and display characters at the cursor position.

When B="Low", blink is off.



Cursor or display shift 5)

ŔS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	-	-

Shifting of right/left cursor position or display without writing or reading of display data. This instruction is used to correct or search display data.

During 2-line mode display, cursor moves to the 2nd line after the 40th digit of the 1st line.

Note that display shift is performed simultaneously in all the lines.

When display data is shifted repeatedly, each line is shifted individually.

When display shift is performed, the contents of the address counter are not changed.

Shift patterns according to S/C and R/L bits

S/C	R/L	Operation
0	0	Shift cursor to the left, AC is decreased by 1
0	1	Shift cursor to the right, AC is increased by 1
1	0	Shift all the display to the left, cursor moves according to the display
1	1	Shift all the display to the right, cursor moves according to the display

Function set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	DL	N	F	-	-

DL: Interface data length control bit

When DL="High", it means 8-bit bus mode with MPU. When DL="Low", it means 4-bit bus mode with MPU. Hence, DL is a signal to select 8-bit or 4-bit bus mode. When 4-but bus mode, it needs to transfer 4-bit data twice.

N: Display line number control bit

When N="Low", 1-line display mode is set. When N="High", 2-line display mode is set.

F: Display line number control bit

When F="Low", 5x8 dots format display mode is set. When F="High", 5x11 dots format display mode.

Set CGRAM address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0

Set CGRAM address to AC.

The instruction makes CGRAM data available from MPU.

Set DDRAM address

Γ	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC.

This instruction makes DDRAM data available form MPU.

When 1-line display mode (N=LOW), DDRAM address is form "00H" to "4FH". In 2-line display mode (N=High), DDRAM address in the 1st line form "00H" to "27H", and DDRAM address in the 2nd line is from "40H" to "67H".



9) Read busy flag & address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether SPLC780D is in internal operation or not.

If the resultant BF is "High", internal operation is in progress and should wait BF is to be LOW, which by then the nest instruction can be performed. In this instruction you can also read the value of the address counter.

10) Write data to RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM/CGRAM.

The selection of RAM from DDRAM, and CGRAM, is set by the previous address set instruction (DDRAM address set, CGRAM address set).

RAM set instruction can also determine the AC direction to RAM.

After write operation. The address is automatically increased/decreased by 1, according to the entry mode.

11) Read data from RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM.

The selection of RAM is set by the previous address set instruction. If the address set instruction of RAM is not performed before this instruction, the data that has been read first is invalid, as the direction of AC is not yet determined. If RAM data is read several times without RAM address instructions set before, read operation, the correct RAM data can be obtained from the second. But the first data would be incorrect, as there is no time margin to transfer RAM data.

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction, it also transfers RAM data to output data register.

After read operation, address counter is automatically increased/decreased by 1 according to the entry mode.

After CGRAM read operation, display shift may not be executed correctly.

NOTE: In case of RAM write operation, AC is increased/decreased by 1 as in read operation.

At this time, AC indicates next address position, but only the previous data can be read by the read instruction.

Display character address code:

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F

Standard character pattern



<hr/>		1														
Upper 4 Lower Bits 4 Bits	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
xxxx0000	CG RAM (1)			0	a	P	•	P					9	Ξ.	œ	р
xxxx0001	(2)		I	1	Ĥ	Q	a	9				7	Ŧ	4	ä	9
xxxx0010	(3)			2	B	R	Ь	r			I	1	Ņ	×	ß	Θ
xxxx0011	(4)		#	3	С	S	C	S				ウ	Ŧ	Ŧ	ε	67
xxxx0100	(5)		\$	4	D	Ī	d	ł.			•	Ι	ŀ.	Þ	┠-┦	Ω
xxxx0101	(6)		7	5		U	e	u				オ	ナ	1	G	ü
xxxx0110	(7)		8.	6		Ų	f	Ų			Ę	Ħ		3	ρ	Σ
xxxx0111	(8)		7	7	G	W	9	W			7	Ŧ	\overline{X}	7	9	π
xxxx1000	(1)		ζ	8	┠-┨	Х	h	X			র	2	苶	Ų	-٦.	ХІ
xxxx1001	(2))	9	I	Y	i	Ч			ゥ	ካ	ļ	Iŀ	1	Ч
xxxx1010	(3)		*		J	Ζ	j	Z			.	l	ı'ì	$\boldsymbol{\nu}$.j	Ŧ
xxxx1011	(4)		+-	11 7	К		k	{			7	ÿ	 	П	×	75
xxxx1100	(5)		7	\langle		¥	1				17	Ð	7	7	¢-	179
xxxx1101	(6)			*****	þ 1]	M)			.п	Z	^	2	Ł	
xxxx1110	(7)			>	ŀł	^	n	÷			3	t	.† .	•••	ñ	
xxxx1111	(8)		/	?	0		0	÷			""	У	7	0	ö	


QUALITY SPECIFICATIONS




Standard of the product appearance test

Manner of appearance test: The inspection should be performed in using 20W x 2 fluorescent lamps. Distance between LCM and fluorescent lamps should be 100 cm or more. Distance between LCM and inspector eyes should be 30 cm or more.

Viewing direction for inspection is 45° from vertical against LCM.



Definition of zone:



- A Zone: Active display area (minimum viewing area).
- B Zone: Non-active display area (outside viewing area).



Specification of quality assurance AQL inspection standard

Sampling method: MIL-STD-105E, Level II, single sampling

Defect classification (Note: * is not including)

Classify		Item	Note	AQL
Major	Display state Short or open circuit		1	0.65
		LC leakage		
		Flickering		
		No display		
		Wrong viewing direction		
		Contrast defect (dim, ghost)	2	
		Back-light	1,8	
	Non-display	Flat cable or pin reverse	10	
		Wrong or missing component	11	
Minor	Display	Background color deviation	2	1.0
	state	Black spot and dust	3	
		Line defect, Scratch	4	
		Rainbow	5	
		Chip	6	
		Pin hole	7	
		Protruded	12	
	Polarizer	Bubble and foreign material	3	
	Soldering	Poor connection	9	
	Wire	Poor connection	10	
	ТАВ	Position, Bonding strength	13	



Note on defect classification

No.	Item	Criterion						
1	Short or open circuit	Not allow						
	LC leakage							
	Flickering							
	No display							
	Wrong viewing direction							
	Wrong Back-light							
2	Contrast defect	Refer to approval sample						
	Background color deviation							
3	Point defect, Black spot, dust (including Polarizer) $\phi = (X+Y)/2$	Point SizeAcceptable Qty. \searrow $\varphi \leq 0.10$ Disregard $0.10 < \phi \leq 0.20$ 3 $0.20 < \phi \leq 0.25$ 2 $0.25 < \phi \leq 0.30$ 1 $\phi > 0.30$ 0Unit: mm						
4	Line defect, Scratch	$ \begin{array}{c} & & \downarrow \\ & & \downarrow \\ & & \downarrow \\ & \downarrow \\ & & \downarrow \\ $						
5	Rainbow	Not more than two color changes across the viewing area.						



No	Item	Criterion
6	Chip Remark: X: Length direction Y: Short direction	$X \qquad Y \qquad Acceptable criterion \\ \hline X \qquad Y \qquad Z \qquad \hline X \qquad Y \qquad Z \qquad \hline X \qquad Y \qquad Z \\ \hline Z \qquad 0.5mm \qquad \leq t/2 \qquad \hline X \qquad Y \qquad Z \\ \hline Z \qquad 0.5mm \qquad \leq t/2 \qquad \hline X \qquad Z \qquad \hline Z \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad = 0.5mm \qquad \leq t/2 \qquad \hline Z \qquad = 0.5mm \qquad$
	Z: Thickness direction t: Glass thickness W: Terminal Width	$\begin{array}{c c} X & Y \\ \hline \\ \hline \\ Z \end{array} \qquad \begin{array}{c} X & Y \\ \hline \\ \hline \\ Z \end{array} \qquad \begin{array}{c} X & Y \\ \hline \\ \hline \\ \hline \\ Z \end{array} \qquad \begin{array}{c} X & Y \\ \hline \\ \hline \\ \hline \\ \hline \\ Z \end{array} \qquad \begin{array}{c} X & Y \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ Z \end{array} \qquad \begin{array}{c} X & Y \\ \hline \\$
		$\begin{array}{c c} & Acceptable criterion \\ \hline X & Y & Z \\ \hline \leqslant 3 & \leqslant 2 & \leqslant t \\ \hline shall not reach to ITO \\ \hline \end{array}$
		$W_{\underline{A}} = \underbrace{\begin{array}{c} & Y \\ & Y \\ & & & \\ & $
		$\begin{array}{c c} & Y \\ & X \\ \hline \end{array} \begin{array}{c} Acceptable \ criterion \\ \hline \hline \\ & X \\ \hline \\ \hline \\ & \leq 5 \\ \hline \\ & \leq 2 \\ \hline \\ & \leq t/3 \\ \hline \end{array}$



No.	ltem	Criterion								
7	Segment pattern W = Segment width $\phi = (X+Y)/2$	(1) Pin hole $\phi < 0.10$ mm is acceptable. $Y \xrightarrow{X} Y \xrightarrow{X} Y$ $Y \xrightarrow{X} Y$ $Y \xrightarrow{X} Y$ $V \xrightarrow{K} Y$								
8	Back-light	 (1) The color of backlight should correspond its specification. (2) Not allow flickering 								
9	Soldering	 (1) Not allow heavy dirty and solder ball on PCB. (The size of dirty refer to point and dust defect) (2) Over 50% of lead should be soldered on Land. 								
10	Wire	 (1) Copper wire should not be rusted (2) Not allow crack on copper wire connection. (3) Not allow reversing the position of the flat cable. (4) Not allow exposed copper wire inside the flat cable. 								
		(1) Not allow screw rust or damage.(2) Not allow missing or wrong putting of component.								



No	Item	Criterion
12	Protruded W: Terminal Width	W_{Y} Acceptable criteria: $Y \le 0.4$
13	ТАВ	1. Position H H H TAB H = TAB $W = W1H \leq 1/3WH \leq 1/3H$
		2 TAB bonding strength test
		TAB
		P (=F/TAB bonding width) ≥650gf/cm ,(speed rate: 1mm/min) 5pcs per SOA (shipment)
14	Total no. of acceptable Defect	 A. Zone Maximum 2 minor non-conformities per one unit. Defect distance: each point to be separated over 10mm B. Zone It is acceptable when it is no trouble for quality and assembly in customer's end product.