

DALLAS SEMICONDUCTOR

DS1868 Dual Digital Potentiometer Chip

FEATURES

- Ultra-lowpower consumption, quiet, pumpless design
- Two digitally controlled, 256-position potentiometers
- Serial port provides means for setting and reading both potentiometers
- Resistors can be connected in series to provide increased total resistance
- 20-pin TSSOP package
- Resistive elements are temperature compensated to ± 0.3 LSB relative linearity
- Standard resistance values:
 - DS1868-10 $\sim 10k\Omega$
 - DS1868-50 $\sim 50k\Omega$
 - DS1868-100 $\sim 100k\Omega$
- +5V or $\pm 3V$ operation
- Temperature: 0°C to 70°C commercial
–40°C to 85°C industrial


DESCRIPTION

The DS1868 consists of two digitally controlled solid-state potentiometers. Each potentiometer is composed of 256 resistive sections. Between each resistive section and both ends of the potentiometer are tap points which are accessible to the wiper. The position of the wiper on the resistor array is set by an 8-bit value that controls which tap point is connected to the wiper output. Communication and control of the device is accomplished via a 3-wire serial port interface. This interface allows the device wiper position to be read or written.

Both potentiometers can be connected in series (or stacked) for an increased total resistance with the same resolution. For multiple device-single processor environments, the DS1868 can be cascaded or daisy chained. This feature provides for control of multiple devices over a single 3-wire bus.

The DS1868 is offered in three standard resistance values which include 10k, 50k, and 100k Ohm versions. The part is available in 16-pin SOIC (300 mil), 14-pin DIP, and 20-pin (173 mil) TSSOP packages. Both commercial and industrial temperature grades are also available.

PIN ASSIGNMENT



PIN DESCRIPTION

- L0, L1 – Low End of Resistor
 - H0, H1 – High End of Resistor
 - W0, W1 – Wiper Terminal of Resistor
 - S_{OUT} – Stacked Configuration Output
 - RST – Serial Port Reset Input
 - DQ – Serial Port Data Input
 - CLK – Serial Port Clock Input
 - C_{OUT} – Cascade Port Output
 - V_{CC} – +5 Volt Supply
 - GND – Ground Connections
 - NC – No Internal Connection
 - V_B – Substrate Bias Voltage
 - DNC – Do Not Connect
- *All GND pins must be connected to ground.

OPERATION

The DS1868 contains two 256-position potentiometers whose wiper positions are set by an 8-bit value. These

two 8-bit values are written to a 17-bit I/O shift register which is used to store the two wiper positions and the stack select bit when the device is powered. A block diagram of the DS1868 is presented in Figure 1.

Communication and control of the DS1868 is accomplished through a 3-wire serial port interface that drives an internal control logic unit. The 3-wire serial interface consists of the three input signals: $\overline{\text{RST}}$, CLK, and DQ.


The $\overline{\text{RST}}$ control signal is used to enable the 3-wire serial port operation of the device. The $\overline{\text{RST}}$ signal is an active high input and is required to begin any communication to the DS1868. The CLK signal input is used to provide timing synchronization for data input and output. The DQ signal line is used to transmit potentiometer wiper settings and the stack select bit configuration to the 17-bit I/O shift register of the DS1868.

Figure 9(a) presents the 3-wire serial port protocol. As shown, the 3-wire port is inactive when the $\overline{\text{RST}}$ signal input is low. Communication with the DS1868 requires


the transition of the $\overline{\text{RST}}$ input from a low state to a high state. Once the 3-wire port has been activated, data is entered into the part on the low to high transition of the CLK signal inputs. Three-wire serial timing requirements are provided in the timing diagrams of Figure 9(b),(c).

Data written to the DS1868 over the 3-wire serial interface is stored in the 17-bit I/O shift register (see Figure 2). The 17-bit I/O shift register contains both 8-bit potentiometer wiper position values and the stack select bit. The composition of the I/O shift register is presented in Figure 2. Bit 0 of the I/O shift register contains the stack select bit. This bit will be discussed in the section entitled Stacked Configuration. Bits 1 through 8 of the I/O shift register contain the potentiometer-1 wiper position value. Bit 1 will contain the MSB of the wiper setting for potentiometer-1 and bit 8 the LSB for the wiper setting. Bits 9 through 16 of the I/O shift register contain the value of the potentiometer-0 wiper position with the MSB for the wiper position occupying bit 9 and the LSB bit 16.

DS1868 BLOCK DIAGRAM Figure 1



I/O SHIFT REGISTER Figure 2



Transmission of data always begins with the stack select bit followed by the potentiometer–1 wiper position value and lastly the potentiometer–0 wiper position value.

When wiper position data is to be written to the DS1868, 17 bits (or some integer multiple) of data should always be transmitted. Transactions which do not send a complete 17–bits (or multiple) will leave the register incomplete and possibly an error in the desired wiper positions.

After a communication transaction has been completed the $\overline{\text{RST}}$ signal input should be taken to a low state to prevent any inadvertent changes to the device shift register. Once $\overline{\text{RST}}$ has reached a low state, the contents of the I/O shift register are loaded into the respective multiplexers for setting wiper position. A new wiper position will only engage after a $\overline{\text{RST}}$ transition to the inactive state. On device power–up, wiper position will be random.


stacked configuration and allows the user to double the total end–to–end resistance of the part. The resolution of the combined potentiometers will remain the same as a single potentiometer but with a total of 512 wiper positions available. Device resolution is defined as $R_{\text{TOT}}/256$ (per potentiometer); where R_{TOT} equals the total potentiometer resistance.

The wiper output for the combined stacked potentiometer will be taken at the S_{OUT} pin, which is the multiplexed output of the wiper of potentiometer–0 (W_0) or potentiometer–1 (W_1). The potentiometer wiper selected at the S_{OUT} output is governed by the setting of the stack select bit (bit 0) of the 17–bit I/O shift register. If the stack select bit has value 0, the multiplexed output, S_{OUT} , will be that of the potentiometer–0 wiper. If the stack select bit has value 1, the multiplexed output, S_{OUT} , will be that of the potentiometer–1 wiper.

STACKED CONFIGURATION

The potentiometers of the DS1868 can be connected in series as shown in Figure 3. This is referred to as the

STACKED CONFIGURATION Figure 3




CASCADE OPERATION

A feature of the DS1868 is the ability to control multiple devices from a single processor. Multiple DS1868s can be linked or daisy chained as shown in Figure 4. As a databit is entered into the I/O shift register of the DS1868

a bit will appear at the C_{OUT} output after a minimum delay of 50 nanoseconds. The stack select bit of the DS1868 will always be the first out the part at the beginning of a transaction. The C_{OUT} pin will always have the value of the stack select bit (b0) when \overline{RST} is inactive.

CASCADING MULTIPLE DEVICES Figure 4



The C_{OUT} output of the DS1868 can be used to drive the DQ input of another DS1868. When connecting multiple devices, the total number of bits transmitted is always 17 times the number of DS1868s in the daisy chain.

An optional feedback resistor can be placed between the C_{OUT} terminal of the last device and the first DS1868 DQ, input thus allowing the controlling processor to read, as well as, write data, or circularly clock data through the daisy chain. The value of the feedback or isolation resistor should be in the range from 2K to 10K ohms.

When reading data via the C_{OUT} pin and isolation resistor, the DQ line is left floating by the reading device. When \overline{RST} is driven high, bit 17 is present on the C_{OUT} pin, which is fed back to the input DQ pin through the isolation resistor. When the CLK input transitions low to high, bit 17 is loaded into the first position of the I/O shift register and bit 16 becomes present on C_{OUT} and DQ of the next device. After 17 bits (or 17 times the number of DS1868s in the daisy chain), the data has shifted completely around and back to its original position. When \overline{RST} transitions to the low state to end data transfer, the value (the same as before the read occurred) is loaded into the wiper-0, wiper-1, and stack select bit I/O register.

ABSOLUTE AND RELATIVE LINEARITY

Absolute linearity is defined as the difference between the actual measured output voltage and the expected output voltage. Figure 5 presents the test circuit used to measure absolute linearity. Absolute linearity is given in terms of a minimum increment or expected output when the wiper is moved one position. In the case of the test circuit, a minimum increment (MI) or one LSB would equal 5/256 volts. The equation for absolute linearity is given as follows:

(1) ABSOLUTE LINEARITY

$$AL = \{V_O(\text{actual}) - V_O(\text{expected})\} / MI$$


Relative Linearity is a measure of error between two adjacent wiper position points and is given in terms of MI by equation (2).

(2) RELATIVE LINEARITY


$$RL = \{V_O(n+1) - V_O(n)\} / MI$$

Figure 6 is a plot of absolute linearity and relative linearity versus wiper position for the DS1868 at 25°C. The specification for absolute linearity of the DS1868 is ± 0.75 MI typical. The specification for relative linearity of the DS1868 is ± 0.3 MI typical.

LINEARITY MEASUREMENT CONFIGURATION Figure 5



DS1868 ABSOLUTE AND RELATIVE LINEARITY Figure 6




TYPICAL APPLICATION CONFIGURATIONS

Figures 7 and 8 show two typical application configurations for the DS1868. By connecting the wiper terminal of the part to a high impedance load, the effects of the wiper resistance is minimized, since the wiper resistance can vary from 400 to 1000 ohms depending on wiper voltage. Figure 7 presents the device connected in a variable gain amplifier. The gain of the circuit on Figure 7 is given by the following equation:


$$A_V = \frac{+ 256}{256 - n} \text{ where } n = 0 \text{ to } 255$$

Figure 8 shows the device operating in a fixed gain attenuator where the potentiometer is used to attenuate an incoming signal. Note the resistance R1 is chosen to be much greater than the wiper resistance to minimize its effect on circuit gain.

VARIABLE GAIN AMPLIFIER Figure 7



FIXED GAIN ATTENUATOR Figure 8



ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground ($V_B=GND$)	-1.0V to +7.0V
Voltage on Any Pin when $V_B=-3.3V$	-3.3V to +4.7V
Operating Temperature	0°C to 70°C
Storage Temperature	-55°C to +125°C
Soldering Temperature	260°C for 10 seconds

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS(-40°C to +85°C; $V_{CC}=5.0V \pm 10\%$)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	V_{CC}	4.5 2.7		5.5 3.3	V	1 15
Input Logic 1	V_{IH}	2.0		$V_{CC}+0.5$	V	1, 2
Input Logic 0	V_{IL}	-0.5		+0.8	V	1, 2
Ground	GND	GND		GND	V	1
Resistor Inputs	L, H, W	$V_B-0.5$		$V_{CC}+0.5$	V	2, 15
Substrate Bias	V_B	-3.3		GND	V	1, 15

DC ELECTRICAL CHARACTERISTICS(-40°C to +85°C; $V_{CC}=5.0V \pm 10\%$)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Current	I_{CC}			400	μA	12
Input Leakage	I_{LI}	-1		+1	μA	
Wiper Resistance	R_W		400	1000	Ω	
Wiper Current	I_W			1	mA	
Logic 1 Output @ 2.4 Volts	I_{OH}	-1			mA	8, 9
Logic 0 Output @ 0.4 Volts	I_{OL}			4	mA	8, 9
Standby Current	I_{STBY}			1	μA	14

ANALOG RESISTOR CHARACTERISTICS(-40°C to +85°C; $V_{CC}=5.0V \pm 10\%$)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
End-to-End Resistor Tolerance		-20		+20	%	
Absolute Linearity			± 0.75		LSB	4
Relative Linearity			± 0.3		LSB	5
-3 dB Cutoff Frequency	F_{CUTOFF}				Hz	7
Noise Figure						11
Temperature Coefficient			± 800		ppm/C	

CAPACITANCE $(t_A=25^\circ\text{C})$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C_{IN}			5	pF	3, 6
Output Capacitance	C_{OUT}			7	pF	3, 6

AC ELECTRICAL CHARACTERISTICS $(-40^\circ\text{C to }+85^\circ\text{C}; V_{CC}=5.0\text{V} \pm 10\%)$


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
CLK Frequency	f_{CLK}	DC		10	MHz	10
Width of CLK Pulse	t_{CH}	50			ns	10
Data Setup Time	t_{DC}	30			ns	10
Data Hold Time	t_{CDH}	10			ns	10
Propagation Delay Time Low to High Level Clock to Output	t_{PLH}			50	ns	10, 13
Propagation Delay Time High to Low Level	t_{PLH}			50	ns	10, 13
\overline{RST} High to Clock Input High	t_{CC}	50			ns	10
\overline{RST} Low from Clock Input High	t_{HLT}	50			ns	10
\overline{RST} Inactive	t_{RLT}	125			ns	10
Clock Low to Data Valid on a Read	t_{CDD}			30	ns	10
CLK Rise Time, CLK Fall Time	t_{CR}			50	ns	10

NOTES:


- All voltages are referenced to ground.
- Resistor inputs cannot exceed $V_B - 0.5\text{V}$ in the negative direction.
- Capacitance values apply at 25°C .
- Absolute linearity is used to determine wiper voltage versus expected voltage as determined by wiper position. Device test limits ± 1.6 LSB.
- Relative linearity is used to determine the change in voltage between successive tap positions. Device test limits ± 0.5 LSB.
- Typical values are for $t_A = 25^\circ\text{C}$ and nominal supply voltage.
- 3 dB cutoff frequency characteristics for the DS1868 depend on potentiometer total resistance: DS1868-010; 1 MHz, DS1868-050; 200 KHz; and DS1868-100; 80 KHz.
- C_{out} is active regardless of the state of \overline{RST} .
- $V_{REF} = 1.5$ volts.
- See Figure 9(a), (b), and (c).
- Noise < -120 dB/ $\sqrt{\text{Hz}}$. Reference 1 volt (thermal).
- Supply current is dependent on clock rate (see Figure 11).
- See Figure 10.
- Standby currents apply when \overline{RST} , LLIC, DQ are in the low-state.
- When biasing the substrate minimum $V_B = -3.0\text{V} \pm 10\%$ and maximum $V_{CC} = 3.0\text{V} \pm 10\%$.

TIMING DIAGRAMS Figure 9


(a) 3-Wire Serial Interface General Overview




(b) Start of Communication Transaction




(c) End of Communication Transaction






DIGITAL OUTPUT LOAD SCHEMATIC Figure 10



TYPICAL SUPPLY CURRENT VS. SERIAL CLOCK RATE Figure 11



DS1868 20-PIN TSSOP



DIM	MIN	MAX
A MM	–	1.10
A1 MM	0.05	–
A2 MM	0.75	1.05
C MM	0.09	0.18
L MM	0.50	0.70
e1 MM	0.65 BSC	
B MM	0.18	0.30
D MM	6.40	6.90
E MM	4.40 NOM	
G MM	0.25 REF	
H MM	6.25	6.55
phi	0°	8°