SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

- 3.3-V Core Logic With Universal PCI Interface Compatible and 3.3-V or 5-V PCI Signaling Environments
- Supports PCI Local Bus Specification 2.1
- Mix-and-Match 5-V/3.3-V PC Card16 Cards
- Supports Two PC Card<sup>™</sup> Slots With Hot Insertion and Removal
- 1995 PC Card Standard Compliant
- Low-Power Advanced Submicron CMOS Technology
- Uses Serial Interface to Texas Instruments (TI™) TPS2206 Dual Power Switch
- System Interrupts Can Be Programmed as PCI-Style or ISA IRQ-Style Interrupts
- ISA IRQ Interrupts Can Be Serialized Onto a Single IRQSER Pin
- Independent Read and Write Buffers for Each Direction

- Multifunction PCI Device With Separate Configuration Spaces for Each Socket
- Five PCI Memory Windows and Two I/O Windows Available to Each PC Card16 Socket
- Exchangeable Card Architecture (ExCA)-Compatible Registers Are Mapped in Memory and I/O Space
- TI Extension Registers Are Mapped in the PCI Configuration Space
- Intel<sup>™</sup> 82365SL-DF Register Compatible
- Supports 16-Bit Distributed Direct Memory Access (DMA) on Both PC Card Sockets
- Supports PC/PCI DMA on Both PC Card Sockets
- Supports Zoom Video Mode
- Supports Ring Indicate
- Packaged in a 208-Pin Thin Plastic Quad Flatpack

#### **Table of Contents**

Description2System Block Diagram – 16-Bit PC Card Interface3Terminal Assignments – PCI-to-PC Card (16 Bit)4Signal Names/Pin Number Sort Tables5Terminal Functions7Architecture13PC Card DMA and Distributed DMA28Ring Indicate31Zoom Video32Power Management33PCI Configuration Header Registers54	Recommended Operating Conditions89Recommended Operating Conditions for PCI Interface89Recommended Operating Conditions for PC Cards A and B90Electrical Characteristics91PCI Clock/Reset Timing Requirements92PCI Timing Requirements92Parameter Measurement Information93PCI Bus Parameter Measurement Information94PC Card Cycle Timing95Timing Requirements96
PCI Configuration Header Registers	
ExCA Registers 54	Switching Characteristics
	PC Card Parameter Measurement Information
DMA Registers	Mechanical Data



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Intel and MPIIX are trademarks of Intel Corp.

PC Card is a trademark of Personal Computer Memory Card International Association (PCMCIA). TI is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

### description

The TI PCI1031 is a high-performance PCI-to-PC Card16 controller that supports two independent PC Card sockets compliant with the1995 PC Card standard. The PCI1031 provides a set of features that makes it ideal for bridging between PCI and PC Cards in both notebook and desktop computers. The 1995 PC Card standard retains the 16-bit PC Card specification defined in PCMCIA release 2.1 and is capable of full 16-bit data transfers at 33 MHz. The PCI1031 supports any combination of 16-bit and PC Cards in its two sockets, powered at 3.3 V or 5 V, as required.

The PCI1031 is compliant with the PCI local bus specification revision 2.1, and its PCI interface can act as either a PCI master device or a PCI slave device. The PCI bus mastering is initiated during 16-bit PC Card DMA transfers.

All card signals are internally buffered to allow hot insertion and removal without external buffering. The PCI1031 is register compatible with the Intel 82365SL-DF PC Card interface controller. The PCI1031 internal datapath logic allows the host to access 8- and 16-bit cards using full 32-bit PCI cycles for maximum performance. Independent 32-bit write buffers allow fast-posted writes to improve system-bus utilization.

An advanced CMOS process is used to achieve low system-power consumption while operating at PCI clock rates up to 33 MHz. Low-power modes allow the host power-management system to further reduce power consumption.

All unused PCI1031 pins should be pulled high by a 43-k $\Omega$  resistor.




# system block diagram – 16-bit PC Card interface

A simplified system block diagram using the PCI1031 is provided below. The PCI950 IRQ deseralizer and the PCI930 zoomed video (ZV) switch are optional functions that can be used when the system requires that capability.

The PCI interface includes all address/data and control signals for PCI protocol. The 68-pin PC Card interface includes all address/data and control signals for 16-bit (R2) protocols. When zoomed video (ZV) is enabled (in 16-bit PC Card mode) 23 of the 68 signals are redefined to support the ZV protocol.

The interrupt interface includes terminals for parallel PCI, parallel ISA, and serialized PCI and ISA signaling. Other miscellaneous system interface terminals are available on the PCI1031 that include:

- Multifunction IRQ terminals
- SUSPEND, RI\_OUT (power management control signals)
- SPKROUT.




NOTE: The PC Card interface is 68 pins for CardBus and 16-bit PC Cards. In zoomed-video mode 23 pins are used for routing the zoomed video signals too the VGA controller.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

### terminal assignments – PCI-to-PC Card (16 bit)





SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

SIGNAL NAME         NO.         SIGNAL NAME         NO.         SIGNAL NAME         NO.           A.A0         133         A.READV[REC]         135         B.A13         41         DATA         152           A.A2         131         A.RESOV[REC]         134         B.A14         43         DATA         152           A.A2         131         A.RESOV[REC]         124         B.A14         43         DATA         152           A.A3         128         A.VSI         134         B.A15         50         FRAME         193           A.A4         126         A.WWIT         136         B.A17         37         GND         22           A.A6         123         A.WF(IOSI16)         139         B.A18         40         GND         15           A.A7         116         A.WF(IOSI16)         139         B.A22         47         GND         129           A.A11         100         AD3         11         B.A22         49         GND         153           A.A11         106         AD5         9         B.A24         53         GND         161           A.A15         115         AD7         6         B.MD2(FTSCHG/R) </th <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th> <th></th>								
A.A1         132         A.REG         130         B.A13         41         DATA         152           A.A2         131         A.RESET         124         B.A14         43         DEVSEL         197           A.A3         128         A.VSIT         134         B.A15         50         FRAME         193           A.A5         125         A.WATT         136         B.A17         37         GND         22           A.A6         123         A.WF         100         B.A18         40         GND         42           A.A7         119         A.WP[OSI16]         139         B.A19         42         GND         42           A.A8         104         AD0         15         B.A20         45         GND         128           A.A11         100         AD3         11         B.A23         51         GND         167           A.A11         106         AD5         9         B.A24         53         GND         167           A.A13         106         AD5         9         B.A24         53         GND         161           A.A14         108         AD6         8         B.D01/STSCHGR)	SIGNAL NAME	NO.	SIGNAL NAME	NO.	SIGNAL NAME	NO.	SIGNAL NAME	NO.
A.A2         131         A.RESET         124         B.A14         43         DEVSEL         197           A.A3         126         A.VS1         134         B.A15         50         FRAME         197           A.A4         126         A.VS2         122         B.A16         46         GND         13           A.A5         125         A.WAT         136         B.A17         37         GND         22           A.A6         123         A.WE         110         B.A18         40         GND         42           A.A7         119         A.WP(IOSI16)         139         B.A19         42         GND         153           A.A10         05         AD2         12         B.A22         49         GND         153           A.A11         100         AD3         11         B.A23         55         GND         161           A.A13         106         AD5         9         B.A25         55         GND         164           A.A14         108         AD6         8         B.VD2(SPKR)         71         GNT         168           A.A14         105         AD7         6         B.BOD1								
A_A3         128         A_VST         134         B_A15         50         FRAME         193           A_A4         126         A_VMAT         136         B_A17         37         GND         13           A_A6         123         A_WE         110         B_A18         40         GND         42           A_A6         123         A_WE         110         B_A18         40         GND         42           A_A7         119         A_WP(GSH6)         139         B_A19         42         GND         42           A_A9         102         AD1         14         B_A22         49         GND         15           A_A11         100         AD2         12         B_A23         51         GND         167           A_A11         106         AD5         9         B_A24         53         GND         167           A_A14         108         AD6         8         B_EVD1(STSCHGR)         71         GNT         168           A_A14         108         AD8         4         B_CD2         74         IRQVINTA         154           A_A14         103         AD9         3         B_CD2         161<								
A,A4         126         A, $\frac{\sqrt{327}}{\sqrt{32}}$ 122         B,A16         48         GND         13           A,A5         123         A, $\frac{\sqrt{327}}{\sqrt{37}}$ 100         B,A18         40         GND         22           A,A6         123         A, $\frac{\sqrt{37}}{\sqrt{19}}$ 110         B,A18         40         GND         41           A,A7         119         A, $\frac{\sqrt{19}}{\sqrt{19}}$ 139         B,A18         40         GND         45           A,A8         104         AD0         15         B,A20         45         GND         128           A,A10         90         AD2         12         B,A22         49         GND         158           A,A11         100         AD3         11         B,A23         51         GND         181           A,A14         106         AD5         9         B,A25         55         GND         194           A,A14         106         AD7         6         B,BVD2(GPKR)         71         GNT         168           A,A15         115         AD7         6         B,BVD2(GPKR)         72         GND         17           A,A15         105         AD10				124				
A,A5         125         A,WAIT         136         B,A17         37         GND         22           A,A6         123         A,WF         110         B,A18         40         GND         44           A,A7         119         A,WP(IOSI16)         139         B,A19         42         GND         45           A,A8         104         AD0         15         B,A20         45         GND         128           A,A11         100         AD3         11         B,A22         49         GND         128           A,A11         100         AD3         11         B,A23         55         GND         181           A,A13         106         AD5         9         B,A25         55         GND         194           A,A14         108         AD6         8         B,BVD2(GFRR)         71         GND         122           A,A14         106         AD1         2         B,CD2         74         IRO3/INTA         154           A,A14         106         AD1         2         B,CD2         30         IRO4/INTE         155           A,A14         107         AD13         206         B,D1		128		134		50		193
A,A6         123         A,WF         110         B,A18         40         GND         44           A,A7         119         A,WP(IOSI16)         139         B,A19         42         GND         75           A,A8         104         AD0         15         B,A20         45         GND         128           A,A9         102         AD1         14         B,A22         49         GND         153           A,A11         100         AD3         11         B,A22         51         GND         163           A,A12         107         AD4         10         B,A24         53         GND         181           A,A13         106         AD5         9         B,A24         53         GND         181           A,A14         108         AD6         8         B,VD1(GTSCHG/R)         71         GNT         168           A,A14         108         AD6         8         B,VD2(GFKR)         71         GNT         155           A,A17         103         AD9         3         B,CD2         28         IRC01         191           A,A17         103         AD9         3         B,CD2         18 <td></td> <td>126</td> <td></td> <td>122</td> <td>B_A16</td> <td>48</td> <td></td> <td></td>		126		122	B_A16	48		
A_A7         119         A_WP(IOSITE)         139         B_A19         42         GND         75           A.A8         104         AD0         15         B_A20         45         GND         96           A.A9         102         AD1         14         B_A22         49         GND         153           A.A10         95         AD2         12         B_A22         49         GND         153           A.A11         100         AD3         11         B_A23         55         GND         181           A.A13         106         AD5         9         B_A25         55         GND         194           A.A14         108         AD6         8         B_BVD(STEGGRR)         71         GNT         168           A.A16         112         AD8         4         B_CD1         16         IDSEL         182           A.A16         112         AD8         4         B_CD2         30         IRQ4/INTE         154           A.A18         107         AD10         2         B_CE1         28         IRQ1         160         156           A.A22         114         AD13         206         B_D1 <td>A_A5</td> <td>125</td> <td></td> <td>136</td> <td>B_A17</td> <td>37</td> <td>GND</td> <td>22</td>	A_A5	125		136	B_A17	37	GND	22
A.B.         104         A.D.         15         B.A20         45         GND         96           A.A9         102         AD1         14         B.A21         47         GND         129           A.A10         95         AD2         12         B.A22         49         GND         153           A.A11         100         AD3         11         B.A22         51         GND         167           A.A12         117         AD4         10         B.A23         51         GND         181           A.A13         106         AD5         9         B.A24         53         GND         194           A.A14         108         AD6         8         B.BVD(STSCHGRI)         72         GND         207           A.A15         116         AD7         6         B.BVD(STSCHGRI)         71         GNT         188           A.A14         106         AD10         2         B.CE1         28         IRC3/INTA         164           A.A18         105         AD11         1         B.CE2         30         IRO7/PCDMAREC         157           A.A21         111         AD14         205         B.D2	A_A6	123		110	B_A18	40	GND	
A_A9         102         AD1         14         B_A21         47         GND         129           A_A10         95         AD2         12         B_A23         61         GND         153           A_A11         100         AD3         11         B_A23         51         GND         167           A_A12         117         AD4         10         B_A23         51         GND         181           A_A13         106         AD5         9         B_A25         55         GND         194           A_A15         115         AD7         6         B_BVD1(STSCHGR)         72         GNT         182           A_A18         105         AD10         2         B_CET         28         IRQ3/INTA         154           A_A19         107         AD11         1         B_CE2         30         IRQ4/INTB         155           A_A22         114         AD14         206         B_D1         78         IRQ3/INTA         154           A_A21         111         AD13         206         B_D3         17         IRQ5         156           A_A22         114         AD17         190         B_D5         <	A_A7	119	A_WP(IOSI16)	139	B_A19	42	GND	75
A.A10         95         AD2         12         B.A22         49         GND         153           A.A11         100         AD3         11         B.A23         51         GND         167           A.A12         117         AD4         10         B.A24         53         GND         181           A.A13         106         AD5         9         B.A25         5         GND         194           A.A14         108         AD6         8         B.BVD2(SPKR)         71         GNT         168           A.A15         115         AD7         6         B.BVD2(SPKR)         71         GNT         168           A.A14         103         AD9         3         B.GD2         74         IRD7         195           A.A18         105         AD10         2         B.CE1         28         IRQ3/INTA         154           A.A20         109         AD12         208         B.D0         76         IRQ4/INTB         155           A.A22         114         AD14         205         B.D2         80         IRQ6/INTB         154           A.A24         118         AD16         191         B.D4	A_A8	104	AD0	15	B_A20	45	GND	96
A.A11         100         AD3         11         B_A23         51         GND         167           A.A12         117         AD4         10         B_A24         53         GND         181           A.A13         106         AD5         9         B_A25         55         GND         194           A.A15         115         AD7         6         B_EVD2(SPKR)         71         GND         207           A.A16         112         AD8         4         B_CD2         74         IRDY         183           A.A16         112         AD8         4         B_CD2         74         IRDY         195           A.A16         107         AD10         2         B_CD2         76         IRQ3/INTA         154           A.A19         107         AD11         1         B_CE2         30         IRQ4/INTB         155           A.A22         114         AD14         205         B_D0         76         IRQ3/FCDMAREQ         157           A.A23         116         AD15         204         B_D3         17         IRQ1/FCDMAREQ         157           A.A24         118         AD16         191         B_D4 <td>A_A9</td> <td>102</td> <td>AD1</td> <td>14</td> <td>B_A21</td> <td>47</td> <td>GND</td> <td>129</td>	A_A9	102	AD1	14	B_A21	47	GND	129
A.A12       117       AD4       10       B.A24       53       GND       181         A.A13       106       AD5       9       B.A25       55       GND       194         A.A14       108       AD6       8       B.BVD1(STSCHG/RI)       72       GND       207         A.A15       115       AD7       6       B.BVD2(STSCHG/RI)       71       GNT       168         A.A16       112       AD8       4       B.CDT       16       INDSL       182         A.A17       103       AD9       3       B.CDT       74       IROY       195         A.A19       107       AD10       2       B.CET       28       IRQ3/INTA       154         A.A21       111       AD13       206       B.D1       76       IRQ4/INTB       155         A.A22       114       AD14       205       B.D2       80       IRQ3/INTA       158         A.A23       116       AD15       204       B.D3       17       IRQ1//PCDMAREQ       157         A.A24       118       AD16       191       B.D4       191       IRQ1//INCDMARETQ       160         A.A22       114       AD1	A_A10	95	AD2	12	B_A22	49	GND	153
A.A13       106       AD5       9       B.A25       55       GND       194         A.A15       115       AD7       6       B.BVD1(STSCHG/R)       72       GND       207         A.A16       112       AD8       4       B.CD1       16       IDSEL       182         A.A16       112       AD8       4       B.CD2       74       IRDY       195         A.A16       112       AD8       4       B.CD2       74       IRDY       192         A.A17       103       AD9       3       B.CD2       74       IRQ3/INTA       154         A.A19       107       AD11       1       B.CE2       30       IRQ4/INTB       155         A.A20       109       AD12       208       B.D0       76       IRQ5       156         A.A21       111       AD13       206       B.D1       78       IRQ1//CDMAREQ       157         A.A22       114       AD17       190       B.D5       21       IRQ1//CDMARET       160         A.A25       121       AD17       190       B.D5       21       IRQ1//CDMART       160         A.A25       121       AD17       <	A_A11	100	AD3	11	B_A23	51	GND	167
A.A14108A.D68B.BVD1{STSCHG/R1}72GND207A.A15115AD76B.BVD2(SPKR)71GNT168A.A16112AD84B.CD116IDSEL182A.A17103AD93B.CD274IRD3/INTA154A.A18105AD102B.CE128IRQ3/INTA154A.A19107AD111B.CE230IRQ4/INTB155A.A20109AD12208B_D076IRQ5156A.A21111AD13206B_D178IRQ3/ICDCMAREQ157A.A22114AD16191B_D419IRQ1/ICCMARNT159A.A23116AD15204B_D317IRQ10/CLKRUN160A.A24118AD16191B_D521IRQ12161A.A25121AD17190B_D521IRQ11/CDMAGNT160A.A25124AD18188B_D726IRQ15/RUUT163A_CD1138AD18188B_D624IRQ14162A_D00141AD24179B_D1220REG169A_CD2144AD25177B_D1423RSTN166A_CD297AD23183B_D1118PERR199A_D1144AD25177B_D1527STOF149 <t< td=""><td>A_A12</td><td>117</td><td>AD4</td><td>10</td><td>B_A24</td><td>53</td><td>GND</td><td>181</td></t<>	A_A12	117	AD4	10	B_A24	53	GND	181
AA15115AD76B_BVD2(SPKR)71GNT168A.A16112AD84B_CD116IDSEL182A.A17103AD93 $E_CD2$ 74IRDY195A.A18105AD102B_CE128IRQ3/INTA154A.A19107AD111B_CE230IRQ4/INTB155A.A20109AD12208B_D076IRQ5/ICSC156A.A21111AD13206B_D178IRQ9/IRQSER158A.A22114AD14205B_D280IRQ9/IRQSER158A.A23116AD15204B_D317IRQ10/CLKRUN159A.A24118AD16191B_D419IRQ11//FCDMAGNT160A.A25121AD17190B_D521IRQ12/CLKRUN159A.A25121AD17190188B_D726IRQ13/RI_OUT163A_CD182AD20186B_D877LATCH150A_CD2140AD21185B_D979PAR202A_CD2140AD21185B_D979PAR202A_CD2140AD22184B_D1118PERR199A_D0141AD25177B_D1425SPKROUT/SUSPEND149A_D2164AD26177B_D1425SPKROUT/SUSPEND	A_A13	106	AD5	9	B_A25	55	GND	194
A_A16112AD84B_CD116IDSEL182A_A17103AD93B_CD274IRD7195A_A18105AD102B_CE128IRQ3/INTA154A_A19107AD111B_CE230IRQ4/INTB155A_A20109AD12208B_D076IRQ5166A_A21111AD13206B_D178IRQ1/PCDMAREQ157A_A22114AD14205B_D280IRQ9/IRQ5ER158A_A23116AD15204B_D317IRQ1/CLKRUN159A_A24118AD16191B_D419IRQ1/PCDMAREQ161A_244118AD16191B_D521IRQ1/PCDMARNT160A_A24118AD16199B_D521IRQ1/PCDMARNT162A_BVD2(STSCHG/R)137AD19188B_D72IRQ1/FCDMARNT162A_BVD2(SFKR)137AD19186B_D877LATCH150A_CD182AD20186B_D879PAR202A_D0141AD24179B_D1220REC0169A_D1144AD25178B_D1323RSTIN166A_D2174B_INPACK61SERR200AD699A_D44025178B_OR33TRD7196 <t< td=""><td>A_A14</td><td>108</td><td>AD6</td><td>8</td><td>B_BVD1(STSCHG/RI)</td><td>72</td><td>GND</td><td>207</td></t<>	A_A14	108	AD6	8	B_BVD1(STSCHG/RI)	72	GND	207
A.A16112AD84BECD116IDSEL182A.A17103AD93BCCD274IRDY195A.A18105AD102BCE128IRQ3/INTA154A.A19107AD111BCE230IRQ4/INTB155A.A20109AD12208BDO76IRQ3/INTA156A.A21111AD13206BD178IRQ3/IRQSER157A.A22114AD14205BD280IRQ9/IRQSER158A.A23116AD16191BB18(1)/PCDMAGNT160A.A24118AD16191BB18(1)/PCDMAGNT161A.A25121AD17190BB2624IRQ14162A.BVD2(SFKR)137AD19188BD624IRQ14162A.CD182AD20186BB77LATCH150A_CD2140AD21185BB78PAR202A_CD1141AD24179BD1220REC0169A_D0141AD24179BB17ITD7196A_D2146AD26177BD1425SFKROUT/SUSPEND149A_D2146AD26177BD1425SFKROUT/SUSPEND14	A_A15	115	AD7	6	B_BVD2(SPKR)	71	GNT	168
A,A17       103       AD9       3       B_CD2       74       IRDY       195         A,A18       105       AD10       2       B_CET       28       IRQ3/INTA       154         A,A19       107       AD11       1       B_CE2       30       IRQ3/INTA       154         A,A20       109       AD12       208       B_DO       76       IRQ3/INTB       156         A,A21       111       AD13       206       B_D1       78       IRQ7/PCDMAREQ       157         A,A22       114       AD14       205       B_D2       80       IRQ3/INTA       150         A,A22       114       AD14       206       B_D3       17       IRQ10/CLKRUN       159         A,A24       118       AD16       191       B_D5       21       IRQ12       161         A,A25       121       AD17       190       B_D5       21       IRQ16/LCKUN       162         A,BVD2(SPKR)       137       AD19       188       B_D7       LATCH       162         A_CD1       AD21       185       B_D9       79       PAR       202         A_CD2       140       AD22       184		112	AD8			16	IDSEL	
A_A18       105       AD10       2       B_CE1       28       IRQ3/INTA       154         A_A19       107       AD11       1       B_CE2       30       IRQ4/INTB       155         A_A20       109       AD12       208       B_DO       76       IRQ5       156         A_A21       111       AD13       206       B_D1       78       IRQ3/INTA       157         A_A22       114       AD14       205       B_D2       80       IRQ9/IRQSER       158         A_A23       116       AD15       204       B_D3       17       IRQ1/PCDMAGNT       160         A_A24       118       AD16       191       B_D4       19       IRQ1/PCDMAGNT       160         A_AS5       121       AD17       190       B_D5       21       IRQ1       161         A_BVD1(STSCHG/R)       137       AD19       188       B_D7       26       IRQ1/RCL       163         A_CD1       82       AD20       186       B_D8       77       LATCH       150         A_CD2       186       B_D10       81       PCLK       165         A_CD1       144       AD24       179		103	AD9		B_CD2			
A.A20         109         AD12         208         B_D0         76         IRQ5         156           A.A21         111         AD13         206         B_D1         78         IRQ7/PCDMAREQ         157           A.A22         114         AD14         205         B_D2         80         IRQ9/RQSER         158           A.A23         116         AD15         204         B_D3         17         IRQ10/CLKRUN         159           A.A24         118         AD16         191         B_D5         21         IRQ11/PCDMARET         161           A.A25         121         AD17         190         B_D5         21         IRQ12         161           A_A25         137         AD19         188         B_D7         26         IRQ14/CLT         162           A_CD2         180         B_D2         79         PAR         202           A_CD1         4D21         185         B_D9         79         PAR         202           A_CE2         97         AD23         183         B_D11         18         PERR         199           A_D0         141         AD24         179         B_D12         20         REQ		105	AD10	2	B_CE1	28	IRQ3/INTA	154
A.A20         109         AD12         208         B_D0         76         IRQ5         156           A.A21         111         AD13         206         B_D1         78         IRQ7/PCDMAREQ         157           A.A22         114         AD14         205         B_D2         08         IRQ7/PCDMAREQ         157           A.A23         116         AD15         204         B_D3         17         IRQ10/CLKRUN         159           A.A24         118         AD16         191         B_D5         1         IRQ11/PCDMART         160           A.A25         121         AD17         190         B_D5         21         IRQ12         161           A_A25         138         AD18         189         B_D6         24         IRQ14         162           A_CD2         186         B_D8         77         LATCH         150           A_CD2         188         B_D10         81         PCLK         169           A_CD2         140         AD21         185         B_D9         79         PAR         202           A_CE2         97         AD23         183         B_D11         18         PERR         199	A_A19	107	AD11	1	B_CE2	30	IRQ4/INTB	155
A_A21111AD13206B_D178IRQ7/PCDMAREQ157A_A22114AD14205B_D280IRQ9/IRQSER158A_A23116AD15204B_D317IRQ10/CLRUN159A_A24118AD16191B_D419IRQ11/PCDMAGNT160A_A25121AD17190B_D521IRQ14/CLRUN162A_BVD2(SFKR)137AD19188B_D624IRQ15/RI_OUT163A_CD182AD20186B_D877LATCH150A_CD182AD22184B_D1081PERR199A_CD2140AD22184B_D1081PERR199A_CE197AD23183B_D1118PERR199A_D0141AD24179B_D1220REQ169A_D2146AD26177B_D1425SPKROUT/SUSPEND149A_D383AD27176B_D1527STOP198A_D485AD28174B_INPACK61SERR200A_D588AD29173B_IORD33TRDY196A_D690AD30171B_IORD33TRDY196A_D588AD29173B_IORD33TRDY196A_D690AD30171B_IORD35VCC7A_D			AD12	208			IRQ5	
A_A22       114       AD14       205       B_D2       80       IRQ9/IRQSER       158         A_A23       116       AD15       204       B_D3       17       IRQ10/CLKRUN       159         A_A24       118       AD16       191       B_D4       19       IRQ10/CLKRUN       160         A_A25       121       AD17       190       B_D5       21       IRQ12       161         A_A25       121       AD17       190       B_D5       21       IRQ12/CLKRUN       162         A_A25       121       AD17       190       B_D5       21       IRQ14/L       162         A_A25       137       AD19       188       B_D7       26       IRQ15/RI_OUT       163         A_CD1       82       AD20       186       B_D8       77       LATCH       150         A_CD2       140       AD21       185       B_D9       79       PAR       202         A_CE1       94       AD22       184       B_D11       81       PELK       166         A_D2       141       AD24       179       B_D12       20       REQ       169         A_D1       144       AD25			AD13				IRQ7/PCDMAREQ	
A_A23       116       AD15       204       B_D3       17       IRQ10/CLKRUN       159         A_A24       118       AD16       191       B_D4       19       IRQ11/PCDMAGNT       160         A_A25       121       AD17       190       B_D5       21       IRQ11/PCDMAGNT       160         A_BVD1(STSCHG/RI)       138       AD18       189       B_D6       24       IRQ14		114	AD14			80		
A_A24       118       AD16       191       B_D4       19       IRQ11/PCDMAGNT       160         A_A25       121       AD17       190       B_D5       21       IRQ12       161         A_BVD1(STSCHG/RI)       138       AD18       189       B_D6       24       IRQ14       162         A_BVD2(SPKR)       137       AD19       188       B_D7       26       IRQ15/RLOUT       163         A_CD1       82       AD20       186       B_D8       77       LATCH       150         A_CD2       140       AD21       185       B_D9       79       PAR       202         A_CE2       94       AD22       184       B_D11       18       PERR       199         A_D0       141       AD24       179       B_D12       20       REQ       169         A_D1       144       AD25       178       B_D14       25       SPKROUT/SUSPEND       149         A_D3       83       AD27       176       B_D15       27       STOP       198         A_D4       85       AD28       174       B_INPACK       61       SERR       200         A_D5       88       AD29								
A_A25       121       AD17       190       B_D5       21       IRQ12       161         A_BVD1(STSCHG/RI)       138       AD18       189       B_D6       24       IRQ14								
A_BVD2(SPKR)       137       AD19       188       B_D7       26       IRQ15/RI_OUT       163         A_CD1       82       AD20       186       B_D8       77       LATCH       150         A_CD2       140       AD21       185       B_D9       79       PAR       202         A_CE1       94       AD22       184       B_D10       81       PCLK       165         A_CE2       97       AD23       183       B_D11       18       PERR       199         A_D0       141       AD24       179       B_D12       20       REQ       169         A_D1       144       AD25       178       B_D13       23       RSTIN       166         A_D2       146       AD26       177       B_D14       25       SPKROUT/SUSPEND       149         A_D3       83       AD27       176       B_D15       27       STOP       198         A_D4       85       AD28       174       B_INPACK       61       SERR       200         A_D5       88       AD29       173       B_IORD       33       TRDY       196         A_D6       90       AD30       171 <td>A_A25</td> <td>121</td> <td>AD17</td> <td>190</td> <td>B_D5</td> <td>21</td> <td>IRQ12</td> <td>161</td>	A_A25	121	AD17	190	B_D5	21	IRQ12	161
A_BVD2(SPKR)       137       AD19       188       B_D7       26       IRQ15/RI_OUT       163         A_CD1       82       AD20       186       B_D8       77       LATCH       150         A_CD2       140       AD21       185       B_D9       79       PAR       202         A_CE1       94       AD22       184       B_D10       81       PCLK       165         A_CE2       97       AD23       183       B_D11       18       PERR       199         A_D0       141       AD24       179       B_D12       20       REQ       169         A_D1       144       AD25       178       B_D13       23       RSTIN       166         A_D2       146       AD26       177       B_D14       25       SPKROUT/SUSPEND       149         A_D3       83       AD27       176       B_D15       27       STOP       198         A_D4       85       AD28       174       B_INPACK       61       SERR       200         A_D5       88       AD29       173       B_IORD       33       TRDY       196         A_D6       90       AD30       171 <td></td> <td></td> <td>AD18</td> <td></td> <td></td> <td></td> <td></td> <td></td>			AD18					
A_CD1       82       AD20       186       B_D8       77       LATCH       150         A_CD2       140       AD21       185       B_D9       79       PAR       202         A_CE1       94       AD22       184       B_D10       81       PCLK       165         A_CE2       97       AD23       183       B_D11       18       PERR       199         A_D0       141       AD24       179       B_D12       20       REQ       169         A_D1       144       AD25       178       B_D13       23       RSTIN       166         A_D2       146       AD26       177       B_D14       25       SPKROUT/SUSPEND       149         A_D3       83       AD27       176       B_D15       27       STOP       198         A_D4       85       AD28       174       B_INPACK       61       SERR       200         A_D5       88       AD29       173       B_IORD       35       VCC       7         A_D7       92       AD31       170       B_OE       32       VCC       31         A_D8       142       B_A0       67       B_READY(I	A_BVD2(SPKR)	137	AD19	188	B_D7	26	IRQ15/RI_OUT	163
A_CE1       94       AD22       184       B_D10       81       PCLK       165         A_CE2       97       AD23       183       B_D11       18       PERR       199         A_D0       141       AD24       179       B_D12       20       REQ       169         A_D1       144       AD25       178       B_D13       23       RSTIN       166         A_D2       146       AD26       177       B_D14       25       SPKROUT/SUSPEND       149         A_D3       83       AD27       176       B_D15       27       STOP       198         A_D4       85       AD28       174       B_INPACK       61       SERR       200         A_D5       88       AD29       173       B_IORD       33       TRDY       196         A_D6       90       AD30       171       B_IOWR       35       Vcc       7         A_D8       142       B_A0       67       B_READY(IREQ)       69       Vcc       64         A_D9       145       B_A1       66       B_RES       63       Vcc       113         A_D11       84       B_A3       62       B		82	AD20	186		77		150
A_CE2       97       AD23       183       B_D11       18       PERR       199         A_D0       141       AD24       179       B_D12       20       REQ       169         A_D1       144       AD25       178       B_D13       23       RSTIN       166         A_D2       146       AD26       177       B_D14       25       SPKROUT/SUSPEND       149         A_D3       83       AD27       176       B_D15       27       STOP       198         A_D4       85       AD28       174       B_INPACK       61       SERR       200         A_D5       88       AD29       173       B_IORD       33       TRDY       196         A_D6       90       AD30       171       B_OWR       35       VCC       7         A_D7       92       AD31       170       B_OE       32       VCC       64         A_D9       145       B_A1       66       B_READY(IREQ)       69       VCC       64         A_D10       147       B_A2       65       B_RESET       58       VCC       113         A_D11       84       B_A3       62       B_V	A_CD2	140	AD21	185	B_D9	79	PAR	202
A_D0       141       AD24       179       B_D12       20       REQ       169         A_D1       144       AD25       178       B_D13       23       RSTIN       166         A_D2       146       AD26       177       B_D14       25       SPKROUT/SUSPEND       149         A_D3       83       AD27       176       B_D15       27       STOP       198         A_D4       85       AD28       174       B_INPACK       61       SERR       200         A_D5       88       AD29       173       B_IORD       33       TRDY       196         A_D6       90       AD30       171       B_IOWR       35       Vccc       7         A_D7       92       AD31       170       B_OE       32       Vcc       31         A_D8       142       B_A0       67       B_READY(IREQ)       69       Vccc       64         A_D10       147       B_A2       65       B_RESET       58       Vcc       113         A_D11       84       B_A3       62       B_VS1       68       Vcc       143         A_D11       89       B_A5       59       B_	A_CE1	94	AD22	184	B_D10	81	PCLK	165
A_D1       144       AD25       178       B_D13       23       RSTIN       166         A_D2       146       AD26       177       B_D14       25       SPKROUT/SUSPEND       149         A_D3       83       AD27       176       B_D15       27       STOP       198         A_D4       85       AD28       174       B_INPACK       61       SERR       200         A_D5       88       AD29       173       B_IORD       33       TRDY       196         A_D6       90       AD30       171       B_OWR       35       Vcc       7         A_D7       92       AD31       170       B_OE       32       Vcc       31         A_D8       142       B_A0       67       B_READY(IREQ)       69       Vcc       86         A_D10       147       B_A2       65       B_RESET       58       Vcc       113         A_D11       84       B_A3       62       B_VS1       68       Vcc       143         A_D12       87       B_A4       60       B_VS2       56       Vcc       164         A_D13       89       B_A5       59       B_WAIT	A_CE2	97	AD23	183	B_D11	18	PERR	199
A_D1       144       AD25       178       B_D13       23       RSTIN       166         A_D2       146       AD26       177       B_D14       25       SPKROUT/SUSPEND       149         A_D3       83       AD27       176       B_D15       27       STOP       198         A_D4       85       AD28       174       B_INPACK       61       SERR       200         A_D5       88       AD29       173       B_IORD       33       TRDY       196         A_D6       90       AD30       171       B_OWR       35       Vcc       7         A_D7       92       AD31       170       B_OE       32       Vcc       31         A_D8       142       B_A0       67       B_READY(IREQ)       69       Vcc       86         A_D10       147       B_A2       65       B_RESET       58       Vcc       113         A_D11       84       B_A3       62       B_VS1       68       Vcc       143         A_D12       87       B_A4       60       B_VS2       56       Vcc       164         A_D13       89       B_A5       59       B_WAIT		141						
A_D2       146       AD26       177       B_D14       25       SPKROUT/SUSPEND       149         A_D3       83       AD27       176       B_D15       27       STOP       198         A_D4       85       AD28       174       B_INPACK       61       SERR       200         A_D5       88       AD29       173       B_IORD       33       TRDY       196         A_D6       90       AD30       171       B_IOWR       35       Vcc       7         A_D7       92       AD31       170       B_OE       32       Vcc       31         A_D8       142       B_A0       67       B_READY(IREQ)       69       Vcc       64         A_D9       145       B_A1       66       B_REG       63       Vcc       113         A_D10       147       B_A2       65       B_RESET       58       Vcc       143         A_D12       87       B_A4       60       B_VS1       68       Vcc       143         A_D12       89       B_A5       59       B_WAIT       70       Vcc       164         A_D13       89       B_A5       59       B_WP(IO		144						
A_D383AD27176B_D1527STOP198A_D485AD28174B_INPACK61SERR200A_D588AD29173B_IORD33TRDY196A_D690AD30171B_IOWR35VCC7A_D792AD31170B_OE32VCC31A_D8142B_A067B_READY(IREQ)69VCC64A_D9145B_A166B_REG63VCC113A_D10147B_A265B_RESET58VCC143A_D1184B_A362B_VS168VCC143A_D1287B_A460B_VS256VCC164A_D1389B_A559B_WAIT70VCC175A_D1491B_A657B_WE46VCC187A_D1593B_A754B_WP(IOSI16)73VCC201A_INPACK127B_A839C/BE05VCCA120A_ORD99B_A936C/BE1203VCCB38A_IOWR101B_A1029C/BE2192VCCP148		146	AD26	177	B_D14	25	SPKROUT/SUSPEND	149
A_D4       85       AD28       174       B_INPACK       61       SERR       200         A_D5       88       AD29       173       B_IORD       33       TRDY       196         A_D6       90       AD30       171       B_IOWR       35       VCC       7         A_D7       92       AD31       170       B_OE       32       VCC       31         A_D8       142       B_A0       67       B_READY(IREQ)       69       VCC       64         A_D9       145       B_A1       66       B_RESET       58       VCC       113         A_D10       147       B_A2       65       B_RESET       58       VCC       143         A_D11       84       B_A3       62       B_VS1       68       VCC       143         A_D12       87       B_A4       60       B_VS2       56       VCC       164         A_D13       89       B_A5       59       B_WAIT       70       VCC       175         A_D14       91       B_A6       57       B_WE       46       VCC       187         A_D15       93       B_A7       54       B_WP(IOSI16)		83		176			STOP	198
A_D5       88       AD29       173       B_IORD       33       TRDY       196         A_D6       90       AD30       171       B_IOWR       35       VCC       7         A_D7       92       AD31       170       B_OE       32       VCC       31         A_D8       142       B_A0       67       B_READY(IREQ)       69       VCC       64         A_D9       145       B_A1       66       B_REG       63       VCC       86         A_D10       147       B_A2       65       B_RESET       58       VCC       113         A_D12       87       B_A4       60       B_VS2       56       VCC       164         A_D13       89       B_A5       59       B_WAIT       70       VCC       164         A_D13       89       B_A6       57       B_WE       46       VCC       187         A_D14       91       B_A6       57       B_WE       46       VCC       201         A_INPACK       127       B_A8       39       C/BE0       5       VCCA       120         A_IORD       99       B_A9       36       C/BE1       20		85	AD28	174	B_INPACK	61	SERR	200
A_D6       90       AD30       171       B_IOWR       35       VCC       7         A_D7       92       AD31       170       B_OE       32       VCC       31         A_D8       142       B_A0       67       B_READY(IREQ)       69       VCC       64         A_D9       145       B_A1       66       B_REG       63       VCC       86         A_D10       147       B_A2       65       B_RESET       58       VCC       113         A_D11       84       B_A3       62       B_VS1       68       VCC       143         A_D12       87       B_A4       60       B_VS2       56       VCC       164         A_D13       89       B_A5       59       B_WAIT       70       VCC       175         A_D14       91       B_A6       57       B_WE       46       VCC       187         A_D15       93       B_A7       54       B_WP(IOSI16)       73       VCCA       120         A_INPACK       127       B_A8       39       C/BE0       5       VCCA       120         A_IORD       99       B_A9       36       C/BE1							TRDY	
A_D792AD31170 $B_{-}\overline{OE}$ 32 $V_{CC}$ 31A_D8142 $B_{-}A0$ 67 $B_{-}READY(IREQ)$ 69 $V_{CC}$ 64A_D9145 $B_{-}A1$ 66 $B_{-}REG$ 63 $V_{CC}$ 86A_D10147 $B_{-}A2$ 65 $B_{-}RESET$ 58 $V_{CC}$ 113A_D1184 $B_{-}A3$ 62 $B_{-}VS1$ 68 $V_{CC}$ 143A_D1287 $B_{-}A4$ 60 $B_{-}VS2$ 56 $V_{CC}$ 164A_D1389 $B_{-}A5$ 59 $B_{-}WAIT$ 70 $V_{CC}$ 175A_D1491 $B_{-}A6$ 57 $B_{-}WE$ 46 $V_{CC}$ 187A_D1593 $B_{-}A7$ 54 $B_{-}WP(IOSI16)$ 73 $V_{CC}$ 201A_INPACK127 $B_{-}A8$ 39 $C_{BE0}$ 5 $V_{CCA}$ 120A_IORD99 $B_{-}A10$ 29 $C_{BE2}$ 192 $V_{CCP}$ 148					B_IOWR			
A_D8       142       B_A0       67       B_READY(IREQ)       69       VCC       64         A_D9       145       B_A1       66       B_REG       63       VCC       86         A_D10       147       B_A2       65       B_RESET       58       VCC       113         A_D11       84       B_A3       62       B_VS1       68       VCC       143         A_D12       87       B_A4       60       B_VS2       56       VCC       164         A_D13       89       B_A5       59       B_WAIT       70       VCC       175         A_D14       91       B_A6       57       B_WE       46       VCC       187         A_D15       93       B_A7       54       B_WP(IOSI16)       73       VCC       201         A_INPACK       127       B_A8       39       C/BE0       5       VCCA       120         A_IORD       99       B_A9       36       C/BE1       203       VCCB       38         A_IOWR       101       B_A10       29       C/BE2       192       VCCP       148								31
A_D9       145       B_A1       66       B_REG       63       VCC       86         A_D10       147       B_A2       65       B_RESET       58       VCC       113         A_D11       84       B_A3       62       B_VS1       68       VCC       143         A_D12       87       B_A4       60       B_VS2       56       VCC       164         A_D13       89       B_A5       59       B_WAIT       70       VCC       175         A_D14       91       B_A6       57       B_WE       46       VCC       187         A_D15       93       B_A7       54       B_WP(IOSI16)       73       VCC       201         A_INPACK       127       B_A8       39       C/BE0       5       VCCA       120         A_IORD       99       B_A9       36       C/BE1       203       VCCB       38         A_IOWR       101       B_A10       29       C/BE2       192       VCCP       148								
A_D10       147       B_A2       65       B_RESET       58       V_CC       113         A_D11       84       B_A3       62       B_VS1       68       V_CC       143         A_D12       87       B_A4       60       B_VS2       56       V_CC       164         A_D13       89       B_A5       59       B_WAIT       70       V_CC       175         A_D14       91       B_A6       57       B_WE       46       V_CC       187         A_D15       93       B_A7       54       B_WP(IOSI16)       73       V_CC       201         A_INPACK       127       B_A8       39       C/BE0       5       V_CCA       120         A_IORD       99       B_A9       36       C/BE1       203       V_CCB       38         A_IOWR       101       B_A10       29       C/BE2       192       V_CCP       148							VCC	
A_D11       84       B_A3       62       B_VS1       68       VCC       143         A_D12       87       B_A4       60       B_VS2       56       VCC       164         A_D13       89       B_A5       59       B_WAIT       70       VCC       175         A_D14       91       B_A6       57       B_WE       46       VCC       187         A_D15       93       B_A7       54       B_WP(IOSI16)       73       VCC       201         A_INPACK       127       B_A8       39       C/BE0       5       VCCA       120         A_IORD       99       B_A9       36       C/BE1       203       VCCB       38         A_IOWR       101       B_A10       29       C/BE2       192       VCCP       148								
A_D12       87       B_A4       60       B_VS2       56       VCC       164         A_D13       89       B_A5       59       B_WAIT       70       VCC       175         A_D14       91       B_A6       57       B_WE       46       VCC       187         A_D15       93       B_A7       54       B_WP(IOSI16)       73       VCC       201         A_INPACK       127       B_A8       39       C/BE0       5       VCCA       120         A_IORD       99       B_A9       36       C/BE1       203       VCCB       38         A_IOWR       101       B_A10       29       C/BE2       192       VCCP       148								
A_D13       89       B_A5       59       B_WAIT       70       VCC       175         A_D14       91       B_A6       57       B_WE       46       VCC       187         A_D15       93       B_A7       54       B_WP(IOSI16)       73       VCC       201         A_INPACK       127       B_A8       39       C/BE0       5       VCCA       120         A_IORD       99       B_A9       36       C/BE1       203       VCCB       38         A_IOWR       101       B_A10       29       C/BE2       192       VCCP       148							Vcc	
A_D14       91       B_A6       57       B_WE       46       V_CC       187         A_D15       93       B_A7       54       B_WP(IOSI16)       73       V_CC       201         A_INPACK       127       B_A8       39       C/BE0       5       V_CCA       120         A_IORD       99       B_A9       36       C/BE1       203       V_CCB       38         A_IOWR       101       B_A10       29       C/BE2       192       V_CCP       148							Vcc	
A_D15       93       B_A7       54       B_WP(IOSI16)       73       V <sub>CC</sub> 201         A_INPACK       127       B_A8       39       C/BE0       5       V <sub>CCA</sub> 120         A_IORD       99       B_A9       36       C/BE1       203       V <sub>CCB</sub> 38         A_IOWR       101       B_A10       29       C/BE2       192       V <sub>CCP</sub> 148							Vcc	
A_INPACK         127         B_A8         39         C/BE0         5         VCCA         120           A_IORD         99         B_A9         36         C/BE1         203         VCCB         38           A_IOWR         101         B_A10         29         C/BE2         192         VCCP         148								
A_IORD         99         B_A9         36         C/BE1         203         V <sub>CCB</sub> 38           A_IOWR         101         B_A10         29         C/BE2         192         V <sub>CCP</sub> 148								
A_IOWR 101 B_A10 29 C/BE2 192 V <sub>CCP</sub> 148								





SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

Table 2. Signal Names Sorted by Terminal Number – 16-Bit PC Card

NO.	SIGNAL NAME	NO.	SIGNAL NAME	NO.	SIGNAL NAME	NO.	SIGNAL NAME
1	AD11	53	B_A24	105	A_A18	157	IRQ7/PCDMAREQ
2	AD10	54	B_A7	106	A_A13	158	IRQ9/IRQSER
3	AD9	55	B_A25	107	A_A19	159	IRQ10/CLKRUN
4	AD8	56	B_VS2	108	A_A14	160	IRQ11/PCDMAGNT
5	C/BE0	57	B_A6	109	A_A20	161	IRQ12
6	AD7	58	B_RESET	110	A_WE	162	IRQ14
7	VCC	59	B_A5	111	A_A21	163	IRQ15/RI_OUT
8	AD6	60	B_A4	112	A_A16	164	V <sub>CC</sub>
9	AD5	61	B_INPACK	113	V <sub>CC</sub>	165	PCLK
10	AD4	62	B_A3	114	A_A22	166	RSTIN
11	AD3	63	B_REG	115	A_A15	167	GND
12	AD2	64	V <sub>CC</sub>	116	A_A23	168	GNT
13	GND	65	B_A2	117	A_A12	169	REQ
14	AD1	66	B_A1	118	A_A24	170	AD31
15	AD0	67	B_A0	119	A_A7	171	AD30
16	B_CD1	68	B_VS1	120	VCCA	172	VCCP
17	B_D3	69	B_READY(IREQ)	121	A_A25	173	AD29
18	B_D11	70	B_WAIT	122	A_VS2	174	AD28
19	B_D4	71	B_BVD2(SPKR)	123	A_A6	175	V <sub>CC</sub>
20	B_D12	72	B_BVD1(STSCHG/RI)	124	A_RESET	176	AD27
21	B_D5	73	B_WP(IOIS16)	125	A_A5	177	AD26
22	GND	74	B_CD2	126	A_A4	178	AD25
23	B_D13	75	GND	127	A_INPACK	179	AD24
24	B_D6	76	B_D0	128	A_A3	180	C/BE3
25	B_D14	77	B_D8	129	GND	181	GND
26	B_D7	78	B_D1	130	A_REG	182	IDSEL
27	B_D15	79	B_D9	131	A_A2	183	AD23
28	B_CE1	80	B_D2	132	A_A1	184	AD22
29	B_A10	81	B_D10	133	A_A0	185	AD21
30	B_CE2	82	A_CD1	134	A_VS1	186	AD20
31	VCC	83	A_D3	135	A_READYIREQ)	187	VCC
32	B_OE	84	A_D11	136	A_WAIT	188	AD19
33	B_IORD	85	A_D4	137	A_BVD2(SPKR)	189	AD18
34	B_A11	86	VCC	138	A_BVD1(STSCHG/RI)	190	AD17
35	B_IOWR	87	A_D12	139	A_WP(IOIS16)	191	AD16
36	B_A9	88	A_D5	140	A_CD2	192	C/BE2
37	B_A17	89	A_D13	141	A_D0	193	FRAME
38	VCCB	90	A_D6	142	A_D8	194	GND
39	B_A8	91	A_D14	143	VCC	195	IRDY
40	B_A18	92	A_D7	144	A_D1	196	TRDY
41	B_A13	93	A_D15	145	A_D9	197	DEVSEL
42	B_A19	94	A_CE1	146	A_D2	198	STOP
43	B_A14	95	A_A10	147	A_D10	199	PERR
44	GND	96	GND	148	VCCP	200	SERR
45	B_A20	97	A_CE2	149	SPKROUT/SUSPEND	201	V <sub>CC</sub>
46	B_WE	98	A_OE	150	LATCH	202	PAR
47	B_A21	99	A_IORD	151	CLOCK	203	C/BE1
48	B_A16	100	A_A11	152	DATA	204	AD15
49	B_A22	101	A_IOWR	153	GND	205	AD14
50	B_A15	102	A_A9	154	IRQ3/INTA	206	AD13
51	B_A23	103	A_A17	155	IRQ4/INTB	207	GND
52	B_A12	104	A_A8	156	IRQ5	208	AD12



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

# **Terminal Functions**

# PCI system

TERMI	NAL	I/O	FUNCTION
NAME	NO.	TYPE	FUNCTION
PCLK	165	I	PCI bus clock. PCLK provides timing for all transactions on the PCI bus. All PCI signals are sampled at the rising edge of PCLK.
RSTIN	166	I	PCI reset. When the RSTIN signal is asserted low, the PCI1031 forces all output buffers to the high-impedance state and resets all internal registers. When asserted, the PCI1031 is nonfunctional. After RSTIN is deasserted, the PCI1031 returns to the default state. When the PCI1031 SUSPEND mode is enabled, the device is protected from any RSTIN reset (i.e., the PCI1031 internal register contents are preserved). See <i>power management</i> .

# PCI address and data

TERM	TERMINAL		FUNCTION
NAME	NO.	TYPE	FUNCTION
AD31 AD30 AD29 AD28 AD27 AD26 AD25 AD24 AD23 AD22 AD21 AD20 AD19 AD18 AD17 AD16 AD15 AD14 AD13 AD12 AD11 AD10 AD9 AD8 AD7 AD6 AD5 AD4 AD3 AD2 AD1 AD2 AD1 AD5 AD4 AD5 AD4 AD3 AD2 AD1 AD0	170 171 173 174 176 177 178 179 183 184 185 186 188 189 190 191 204 205 206 208 1 2 3 4 6 8 9 10 11 12 14 15	1/0	Address/data bus. AD31–AD0 are the multiplexed PCI address and data bus. During the address phase of a PCI cycle, AD31–AD0 contain a 32-bit address or other destination information. During the data phase, AD31–AD0 contain data.
C/BE3 C/BE2 C/BE1 C/BE0	180 192 203 5	I/O	Bus commands and byte enables. C/BE3–C/BE0 are multiplexed on the same PCI terminals. During the address phase, C/BE3–C/BE0 define the bus command. During the data phase, C/BE3–C/BE0 are used as byte enables. The byte enables determine which byte lanes carry meaningful data. C/BE0 applies to byte 0 (AD7–AD0), C/BE1 applies to byte 1 (AD15–AD8), C/BE2 applies to byte 2 (AD23–AD16), and C/BE3 applies to byte 3 (AD31–AD24).
PAR	202	I/O	Parity. As a PCI target during PCI read cycles, or as PCI bus master during PCI write cycles, the PCI1031 calculates even parity across the AD and $C/\overline{BE}$ buses and outputs the results on PAR, delayed by one clock.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

# **Terminal Functions (Continued)**

# **PCI** interface control

TERMIN	TERMINAL		FUNCTION
NAME	NO.	TYPE	FUNCTION
DEVSEL	197	I/O	Device select. As a PCI target, the PCI1031 asserts DEVSEL to claim the current cycle. As a PCI master, the PCI1031 monitors DEVSEL until a target responds or a time-out occurs.
FRAME	193	I/O	Cycle frame. FRAME is driven by the current master to indicate the beginning and duration of an access. FRAME is low (asserted) to indicate that a bus transaction is beginning. While FRAME is asserted, data transfers continue. When FRAME is sampled high (deasserted), the transaction is in the final data phase.
GNT	168	I	Grant. $\overline{\text{GNT}}$ is driven by the PCI arbiter to grant the PCI1031 access to the PCI bus after the current data transaction is complete. If distributed DMA is not implemented, $\overline{\text{GNT}}$ must be pulled high with a 43-k $\Omega$ resistor.
IDSEL	182	I	Initialization device select. IDSEL selects the PCI1031 during configuration accesses. IDSEL can be connected to one of the upper 24 PCI address lines.
IRDY	195	I/O	Initiator ready. IRDY indicates the bus master's ability to complete the current data phase of the transaction. IRDY is used with TRDY. A data phase is completed on any clock where both IRDY and TRDY are sampled low (asserted). During a write, IRDY indicates that valid data is present on AD31–AD0. During a read, IRDY indicates that the master is prepared to accept data. Wait cycles are inserted until both IRDY and TRDY are low (asserted) at the same time. IRDY is an output when the PCI1031 is the PCI bus master and an input when the PCI bus is the target.
PERR	199	I/O	Parity error. PERR is driven by the PCI target during a write to indicate that a data parity error has been detected.
REQ	169	0	Request. REQ asserted by the PCI1031 to request access to the PCI bus as a master.
SERR	200	0	System error. SERR pulsed from the PCI1031 indicates an address parity error has occurred. If SERR is not used, it must be pulled high with a 43-k $\Omega$ resistor.
STOP	198	I/O	Stop. STOP is driven by the current PCI target to request the master to stop the current transaction.
TRDY	196	I/O	Target ready. TRDY indicates the ability of the PCI1031 to complete the current data phase of the transaction. TRDY is used with IRDY. A data phase is completed on any clock where both TRDY and IRDY are sampled asserted. During a read, TRDY indicates that valid data is present on AD31–AD0. During a write, TRDY indicates that the PCI1031 is prepared to accept data. Wait cycles are inserted until both IRDY and TRDY are asserted together. TRDY is an output when the PCI1031 is the PCI target and an input when the PCI1031 is the PCI bus master.

# power supply

	TERMINAL	FUNCTION
NAME	NO.	FUNCTION
GND	13, 22, 44, 75, 96, 129, 153, 167, 181, 194, 207	Device ground terminals
VCC	7, 31, 64, 86, 113, 143, 164, 175, 187, 201	Power-supply terminals for core logic (3.3 V)
VCCA	120	Power-supply terminal for PC Card A (5 V or 3.3 V)
VCCB	38	Power-supply terminal for PC Card B (5 V or 3.3 V)
VCCP	148, 172	Power-supply terminals for PCI interface (5 V or 3.3 V)



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

# **Terminal Functions (Continued)**

interrupt
-----------

TERMINAL		I/O	FUNCTION
NAME	NO.	TYPE	FUNCTION
IRQ3/ <u>INTA</u> IRQ4/INTB	154 155	0	Interrupt request 3 and interrupt request 4. IRQ3/INTA–IRQ4/INTB can be connected to either PCI or ISA interrupts. IRQ3/INTA–IRQ4/INTB are software configurable as IRQ3 or INTA and as IRQ4 or INTB. When configured for IRQ3 and IRQ4, IRQ3/INTA–IRQ4/INTB must be connected to the ISA IRQ programmable interrupt controller. When IRQ3/INTA–IRQ4/INTB are configured for INTA and INTB, IRQ3/INTA–IRQ4/INTB must be connected to available interrupts on the PCI bus.
IRQ7/PCDMAREQ	157	0	Interrupt request 7. IRQ7/PCDMAREQ is software configurable and is used by the PCI1031 to request PC/PCI DMA transfers from chipsets that support the PC/PCI DMA scheme. When IRQ7/PCDMAREQ is configured for PC/PCI DMA request (IRQ7), it must be connected to the appropriate request (REQ) pin on the Intel Mobile Triton PCI I/O accelerator (MPIIX <sup>TM</sup> ) (see PC/PCI DMA).
IRQ9/IRQSER	158	0 I/O	Interrupt request 9/serial IRQ. IRQ9/IRQSER is software configurable and indicates an interrupt request from a PC Card to the PCI1031. When IRQ9/IRQSER is configured for IRQ9, it must be connected to the system programmable interrupt controller. IRQSER allowa all IRQ signals to be serialized onto one pin. IRQ9/IRQSER is configured via bits 2–1 in the device control register of the TI extension registers (see <i>device control register</i> ).
IRQ10/CLKRUN	159	0	Interrupt requests 10. IRQ10/CLKRUN is software configurable and is used by the PCI1031 to support the PCI CLKRUN protocol. When configured as CLKRUN by setting bit 0 in the system control register at offset 80h, IRQ10/CLKRUN is an open drain output (see <i>system control register</i> ).
IRQ11/PCDMAGNT	160	I/O	Interrupt request 11. IRQ11/PCDMAGNT is software configurable and is used by the PCI1031 to accept a grant for PC/PCI DMA transfers from chipsets that support the PC/PCI DMA scheme. When IRQ11/PCDMAGNT is configured for PC/PCI DMA grant (IRQ11), it must be connected to the appropriate grant (GNT) pin on the Intel MPIIX controller (see <i>PC/PCI DMA</i> ).
IRQ5 IRQ12 IRQ14	156 161 162	ο	Interrupt requests 5, 12, and 14. These signals are ISA interrupts. These terminals indicate an interrupt request from one of the PC Cards. The interrupt mode is selected in the device control register of the TI extension registers (see <i>device control register</i> ).
IRQ15/RI_OUT	163	I/O	Interrupt request 15. IRQ15/RI_OUT indicates an interrupt request from one of the PC Cards. RI_OUT allows the RI input from the 16-bit PC Card to be output to the system. IRQ15/RI_OUT is configured in the card control register of the TI extension registers (see <i>card control register</i> ).

# PC Card power switch

TERMIN	IAL	I/O	FUNCTION
NAME	NO.	TYPE	FUNCTION
CLOCK	151	0	Power switch clock. Information on the DATA line is sampled at the rising edge of CLOCK. The frequency of the clock is derived from dividing PCICLK by 36. The maximum frequency of CLOCK is 2 MHz (see <i>TPS2206 PC Card power control interface</i> ).
DATA	152	0	Power switch data. DATA is used by the PCI1031 to serially communicate socket power control information.
LATCH	150	0	Power switch latch. LATCH is asserted by the PCI1031 to indicate to the PC Card power switch that the data on the DATA line is valid.

# speaker control

Γ	TERMINA	Ĺ	I/O	FUNCTION	
	NAME	NO.	TYPE	FORCTION	
	SPKROUT/ SUSPEND	149	0	Speaker. SPKROUT carries the digital audio signal from the PC Card. SUSPEND, when enabled, places the PCI1031 in PCI suspend/resume (see <i>power management</i> ). SPKROUT/SUSPEND is configured in the card control register (see <i>card control register</i> ) of the TI extension registers.	

SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

# **Terminal Functions (Continued)**

TE	RMINAL	-		
	NUM	BER	I/O	FUNCTION
NAME	SLOT		TYPE	
	Α†	в‡		
A25	121	55		
A24 A23	118 116	53 51		
A23 A22	114	49		
A21	111	47		
A20	109	45		
A19	107	42		
A18	105	40		
A17	103	37		
A16	112	48		
A15	115	50		
A14	108	43		PC Card address. 16-bit PC Card address lines. A25 is the most-significant bit.
A13 A12	106 117	41 52	0	
A12 A11	100	34		
A10	95	29		
A9	102	36		
A8	104	39		
A7	119	54		
A6	123	57		
A5	125	59		
A4 A3	126 128	60 62		
A3 A2	128	62 65		
A2 A1	132	66		
AO	133	67		
D15	93	27		
D14	91	25		
D13	89	23		
D12	87	20		
D11	84 147	18		
D10 D9	147 145	81 79		
D9 D8	143	79		
D7	92	26	I/O	PC Card data. 16-bit PC Card data lines. D15 is the most-significant bit.
D6	90	24		
D5	88	21		
D4	85	19		
D3	83	17		
D2	146	80		
D1	144	78		
D0	141	76		

# 16-bit PC Card address and data (slots A and B)

<sup>†</sup> Terminal name is preceded with A\_. For example, the full name for terminal 121 is A\_A25.

<sup>‡</sup> Terminal name is preceded with B\_. For example, the full name for terminal 55 is B\_A25.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

# **Terminal Functions (Continued)**

# 16-bit PC Card interface control signals (slots A and B)

TERMINAL			
NUN	IBER	I/O	FUNCTION
NAME SLOT	SLOT B <sup>‡</sup>	TYPE	T ON OTHER
BVD1 (STSCHG/RI) 138	72	Ι	Battery voltage detect 1. Generated by 16-bit memory PC Cards that include batteries. BVD1 is used with BVD2 as an indication of the condition of the batteries on a memory PC Card. Both BVD1 and BVD2 are kept high when the battery is good. When BVD2 is low and BVD1 is high, the battery is weak and needs to be replaced. When BVD1 is low, the battery is no longer serviceable and the data in the memory PC Card is lost. See <i>ExCA card status-change interrupt configuration register</i> for enable bits. See <i>ExCA card status-change register</i> and <i>ExCA interface status register</i> for the status bits for this signal. Status change. STSCHG is used to alert the system to a change in the READY, write protect, or battery voltage dead condition of a 16-bit I/O PC Card. Ring indicate. RI is used by 16-bit modem cards to indicate ring detection.
BVD2(SPKR) 137	71	I	Battery voltage detect 2. Generated by 16-bit memory PC Cards that include batteries. BVD2 is used with BVD1 as an indication of the condition of the batteries on a memory PC Card. Both BVD1 and BVD2 are high when the battery is good. When BVD2 is low and BVD1 is high, the battery is weak and needs to be replaced. When BVD1 is low, the battery is no longer serviceable and the data in the memory PC Card is lost. See <i>ExCA card status-change interrupt configuration register</i> for enable bits. See <i>ExCA card status-change register</i> and <i>ExCA interface status register</i> for the status bits for this signal. Speaker. SPKR is an optional binary audio signal available only when the card and socket have been configured for the 16-bit I/O interface. The audio signals from cards A and B can be combined by the PCI1031 and output on SPKROUT. DMA request. BVD2 can be used as the DMA request signal during DMA operations to a 16-bit PC Card that supports DMA. If used, the PC Card asserts BVD2 to request a DMA operation.
CD1         82           CD2         140	16 74	I	PC Card detect 1 and PC Card detect 2. CD1 and CD2 are internally connected to ground on the PC Card. When a PC Card is inserted into a socket, CD1 and CD2 are pulled low. For signal status, see <i>ExCA interface status register</i> .
CE1 94 CE2 97	28 30	0	Card enable 1 and card enable 2. CE1 and CE2 enable even- and odd-numbered address bytes. CE1 enables even-numbered address bytes, and CE2 enables odd-numbered address bytes.
INPACK 127	61	I	Input acknowledge. INPACK is asserted by the PC Card when it can respond to an I/O read cycle at the current address. DMA request. INPACK can be used as the DMA request signal <u>during</u> DMA operations to a 16-bit PC Card that supports DMA. If used, the PC Card asserts INPACK to indicate a request for a DMA operation.
IORD 99	33	0	I/O read. IORD is asserted by the PCI1031 to enable 16-bit I/O PC Card data output during host I/O read cycles. DMA write. IORD is used as the DMA write strobe during DMA operations from a 16-bit PC Card that supports DMA. The PCI1031 asserts IORD during DMA transfers from the PC Card to host memory.
IOWR 101	35	0	I/O write. IOWR is driven low by the PCI1031 to strobe write data into 16-bit I/O PC Cards during host I/O write cycles. DMA read. IOWR is used as the DMA read strobe during DMA operations to a 16-bit PC Card that supports DMA. The PCI1031 asserts IOWR during DMA transfers from host memory to the PC Card.
OE 98	32	ο	Output enable. $\overline{OE}$ is driven low by the PCI1031 to enable 16-bit memory PC Card data output during host memory read cycles. DMA terminal count. $\overline{OE}$ is used as terminal count ( $\overline{TC}$ ) during DMA operations to a 16-bit PC Card that supports DMA. The PCI1031 asserts $\overline{OE}$ to indicate TC for a DMA write operation.

<sup>†</sup> Terminal name is preceded with A\_. For example, the full name for terminal 138 is A\_BVD1.

<sup>‡</sup> Terminal name is preceded with B\_. For example, the full name for terminal 72 is B\_BVD1.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

# **Terminal Functions (Continued)**

# 16-bit PC Card interface control signals (slots A and B) (continued)

TERMINAL				
	NUM	IBER	I/O	FUNCTION
NAME	SLOT A <sup>†</sup>	SLOT B <sup>‡</sup>	TYPE	FUNCTION
READY(IREQ)	135	69	I	Ready. The ready function is provided by READY when the 16-bit PC Card and the host socket are configured for the memory-only interface. READY is driven low by the 16-bit memory PC Cards to indicate that the memory card circuits are busy processing a previous write command. READY is driven high when the 16-bit memory PC Card is ready to accept a new data transfer command. Interrupt request. IREQ is asserted by a 16-bit I/O PC Card to indicate to the host that a device on the 16-bit I/O PC Card requires service by the host software. IREQ is high (deasserted) when no interrupt is requested.
REG	130	63	ο	Attribute memory select. REG remains high for <u>all common</u> memory accesses. When <u>REG is</u> as <u>serted</u> , access is limited to attribute memory (OE or WE active) and to the I/O space (IORD or IOWR active). Attribute memory is a separately accessed section of card memory and is generally used to record card capacity and other configuration and attribute information. DMA acknowledge. <u>REG</u> is used as DMA acknowledge ( <u>DACK</u> ) during DMA operations to a <u>16-bit</u> PC Card that supports DM <u>A</u> . <u>The</u> PCI1031 asserts <u>REG</u> to indicate a DMA operation. REG is used with the DMA read (IOWR) or DMA write (IORD) strobes to transfer data.
RESET	124	58	0	PC Card reset. RESET forces a hard reset to a 16-bit PC Card.
WAIT	136	70	I	Bus cycle wait. WAIT is driven by a 16-bit PC Card to delay the completion of (i.e., extend) the memory or I/O cycle in progress.
WE	110	46	ο	Write enable. WE is used to strobe memory write data into 16-bit memory PC Cards. WE also is used for memory PC Cards that employ programmable memory technologies. DMA terminal count. WE is used as TC during DMA operations to a 16-bit PC Card that supports DMA. The PCI1031 asserts WE to indicate TC for a DMA read operation.
WP(IOIS16)	139	73	I	Write protect. WP applies to 16-bit memory PC Cards. WP reflects the status of the write-protect switch on 16-bit memory PC Cards. For 16-bit I/O cards, WP is used for the 16-bit port (IOIS16) function. The status of WP can be read from the ExCA interface status register. I/O is 16 bits. WP applies to 16-bit I/O PC Cards. IOIS16 is asserted by the 16-bit PC Card when the address on the bus corresponds to an address to which the 16-bit PC Card responds, and the I/O port that is addressed is capable of 16-bit accesses. DMA request. WP can be used as the DMA request signal during DMA operations to a 16-bit PC Card that supports DMA. If used, the PC Card asserts WP to request a DMA operation.
<u>VS1</u> VS2	134 122	68 56	I/O	Voltage sense 1 and voltage sense 2. $\overline{VS1}$ and $\overline{VS2}$ , when used together, determine the operating voltage of the 16-bit PC Card. DMA request. $\overline{VS1}$ and $\overline{VS2}$ can be used as the DMA request signal during DMA operations to a 16-bit PC Card that supports DMA. If used, the PC Card asserts $\overline{VS1}$ and $\overline{VS2}$ to indicate a for request a DMA operation.

<sup>†</sup> Terminal name is preceded with A\_. For example, the full name for terminal 135 is A\_READY(IREQ).

<sup>‡</sup>Terminal name is preceded with B\_. For example, the full name for terminal 69 is B\_READY(IREQ).



### architecture

This section provides an overview of the PCI1031 PCI-to-PC Card/CardBus controller, followed by detailed descriptions of PCI and PC Card interfaces, the TPS2206 interface, and interrupt support. Both hardware protocols and software programming models are discussed.

# introduction to the PCI1031

The PCI1031 is a bridge between the PCI local bus and two PC Card sockets supporting 16-bit PC Cards, and is compliant with the PCI local bus specification revision 2.1 and PCMCIA's 1995 PC Card standard. The PCI1031 PC Card interface recognizes and identifies PC Cards installed at power up or run-time. The PCI1031 includes support for 16-bit PC Card features such as multifunction cards, 3.3-V cards, and DMA, as well as backward compatibility to the PCMCIA release 2.1-compliant PC Cards. The PCI1031 core is powered at 3.3 V to provide low power dissipation, but can independently support either 3.3-V or 5-V signaling on the PCI and PC Card interfaces.

Host software interacts with the PCI1031 through a variety of internal registers that provide status and control information about the PC Cards currently in use and the internal operation of the PCI1031 itself. These internal registers are accessed by application software either through the PCI configuration header, or through programmable windows mapped into PCI memory or I/O address space. The PCI1031 uses a windows format to pass cycles between PCI and PC Card address spaces. Host software must program the location and size of these windows when the PCI1031 or PC Card is initialized.

The PCI1031 also communicates via a three-line serial protocol to the TI TPS2206 dual PCMCIA power switch. The TPS2206 switches  $V_{CC}$  and  $V_{PP}$  supply voltage to the two PC Card sockets independently. Host software has indirect control over the TPS2206 by writing to internal PCI1031 registers.

The PCI1031 can notify the host system via interrupts when an event occurs that requires attention from the host. Such events are either card status-change (CSC) events or functional interrupts from a PC Card. CSC events occur within the PCI1031 or at the PC Card interface, and indicate a change in the status of the socket (i.e., card insertion or removal). Functional interrupts originate from the PC Card application and are passed from the card to the host system. Both CSC and functional interrupts can be individually masked and routed to a variety of system interrupts. The PCI1031 can signal the system interrupt controller via PCI-style interrupts, ISA IRQs, or with the serialized IRQ protocol.

The following sections describe in greater detail how the PCI1031 interacts at an electrical, protocol, and software level at its PCI interface, PC Cards, TPS2206 PC Card power control, and interrupts.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### **PCI** interface

This section describes the PCI interface of the PCI1031, how the device responds and participates in PCI bus cycles, and how the major internal registers appear in the PCI address space. The PCI1031 provides all required signals for PCI master/slave (initiator/target) devices, and can operate in either 5-V or 3.3-V PCI signaling environments by connecting the two  $V_{CCP}$  terminals to the desired switching level.

The PCI1031 is a true multifunction PCI device, with two different PCI functions residing within the device. PCI function 0 is associated with PC Card socket A and PCI function 1 is associated with PC Card socket B. The PCI1031 behaves in accordance to the PCI specification for multifunction devices. Functions 0 and 1 have separately addressable PCI configuration headers, and can use PCI INTA and INTB, respectively.

The PCI1031 responds as a PCI target device to PCI bus cycles based on its decode of the address phase of each cycle and internal register settings of the device. Table 3 lists the valid PCI bus cycles and their encoding on the 4-bit C/BE bus during the address phase of a bus cycle. The most common PCI bus commands are read and write cycles to one of the three PCI address spaces: memory, I/O, and configuration address spaces.

C/BE3-C/BE0	COMMAND
0000	Interrupt acknowledge
0001	Special cycle
0010	I/O read
0011	I/O write
0100	Reserved
0101	Reserved
0110	Memory read
0111	Memory write
1000	Reserved
1001	Reserved
1010	Configuration read
1011	Configuration write
1100	Memory read multiple
1101	Dual address cycle
1110	Memory read line
1111	Memory write and invalidate

### **Table 3. PCI Command Definition**

The PCI1031 never responds as a PCI target device to the interrupt acknowledge, special cycle, dual address cycle, or reserved commands, nor will it initiate them as a PCI master device. The remaining PCI commands address one of the three PCI address spaces mentioned earlier, and each is described in the following three sections. The PCI1031 accepts PCI cycles by asserting DEVSEL as a medium-speed device.

The ability of the PCI1031 to respond to PCI memory or I/O bus cycles is dictated by register bits in the PCI command register (see *PCI command*). This register is located in the PCI configuration header at offset 04h and is required by the PCI local bus specification. Bits 0 and 1 of this register enable the PCI1031 to respond to I/O and memory cycles, respectively. Host software must set these bits during initialization of the device. Bit 2 of this register enables/disables the bus-mastering capability of the PCI1031 on the PCI bus. Host software must also set this bit during device initialization.



### PCI configuration address space and bus hierarchy

The PCI local bus specification defines two types of PCI configuration read and write cycles: type 0 and type 1. The PCI1031 decodes each type differently. Type 0 configuration cycles are intended for devices on the current bus, while type 1 configuration cycles are intended for devices at a subordinate bus. The difference between these two types of cycles is the encoding of the PCI address AD bus during the address phase of the cycle. The address AD bus encoding during the address phase of a type 0 configuration cycle is shown in Figure 1. The 6-bit register number field represents an 8-bit address but with two lower bits masked to 0. This results in a 256-byte configuration address space (per PCI function) with a 32-bit (or double-word) granularity. Individual byte addresses can be selected for read/write using the C/BE signals during the data phase of the cycle.

31 11	10 8	7 2	1	0
Reserved	Function number	Register number	0	0

### Figure 1. PCI AD31–AD0 During Address Phase of a Type 0 Configuration Cycle

The PCI1031 claims type 0 configuration cycles only when IDSEL is asserted during the address phase of the cycle, and the PCI function number encoded in the cycle is 0 or 1. If the function number is 2 or greater, the PCI1031 accepts the command. If the command is a read, it returns all Fs. If the command is a write, the data is dropped. The PCI1031 services valid type 0 configuration read or write cycles by accessing internal registers from the appropriate configuration header. Table 12 shows a PCI configuration header in the PCI1031.

Table 12 can represent either PCI1031 function. Blocks with a dagger (<sup>†</sup>) represent registers that are, in whole or in part, common between the two functions. Blocks without a dagger are registers that are separate and distinct between the two functions. Refer to *PCI configuration header register* for a complete description of all of the registers shown in Table 12.

Because type 1 configuration cycles are issued to devices on subordinate buses, the PCI1031 does not claim type 1 configuration cycles. The address AD bus encoding during the address phase of a type 1 configuration cycle is shown in Figure 2. The device number and bus number fields define the destination bus and device for the cycle.

31 24	23 16	15 1	1	10 8	7 2	2	1	0
Reserved	Bus number	Device number		Function number	Register number		0	1

#### Figure 2. PCI AD31–AD0 During Address Phase of a Type 1 Configuration Cycle

If the type 1 configuration write cycle is decoded because of the values in the configuration registers 18h–1Ah, the cycle is accepted but no information is passed through the PCI1031. In the case of a type 1 configuration read cycle, the PCI1031 returns all 1s. Type 1 cycles to other than device 00h are claimed but are not passed on. Reads return all 1s. Also, the PCI1031 never issues PCI configuration read or write cycles on the PCI bus as a PCI bus master.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### PCI I/O address space

The PCI local bus specification defines an I/O address space accessed using 32-bit addresses, yielding a 4G-byte usable address space. The PCI1031 decodes PCI I/O cycles as a PCI target device only if host software has enabled it to do so (see bit 0 of the *PCI command register*). If so enabled, the PCI1031 positively decodes the address on the PCI address AD bus and claims the cycle if a hit is detected to a programmed I/O window. Such a window can be mapped either to internal PCI1031 registers or to PC Card address space.

There are two instances where the PCI1031 maps internal registers to PCI I/O address space. The first is the legacy 16-bit PC Card index/data registers (used to access the ExCA registers), and the second is DMA socket registers (used to access registers in distributed DMA). In both cases, the locations of these windows are programmed by base address registers in PCI configuration space. The legacy 16-bit PC Card base address (see *PC Card 16-bit I/F legacy-mode base address*) is located at configuration offset 44h, and is common to both PCI1031 functions 0 and 1. This base address locates a 2-byte window in I/O space anywhere in the 32-bit I/O address space. The socket DMA base address register (see *socket DMA register 1*) is located at configuration offset 98h, and is separate and distinct for functions 0 and 1. This base address locates a 16-byte window in I/O space in the lower 64K bytes of PCI I/O address space. For a complete description of this base address register and the socket DMA registers, see *socket DMA register 1* and *DMA registers*.

The PCI1031 provides the ability for host software to program PCI I/O windows to PC Card address spaces. These windows provide the bounds upon which the PCI1031 positively decodes I/O cycles from PCI to a PC Card, and are the primary means for applications to communicate with PC Cards. See *16-bit PC Cards and windows, ExCA registers*, and *CardBus PC Cards and windows*.

### PCI memory address space

The PCI local bus specification also defines a memory address space accessed using 32-bit addresses, yielding a 4G-byte usable address space. The PCI1031 decodes PCI memory cycles as a PCI target device only if host software has enabled it to do so (see bit 1 of the *PCI command register*). If so enabled, the PCI1031 positively decodes the address on the PCI address AD bus and claims the cycle if a hit is detected to a programmed memory window. Such a window can be mapped either to internal PCI1031 registers or to PC Card address space.

The only case where the PCI1031 maps internal registers to PCI memory address space is the CardBus/ExCA registers that are mapped into a 4K-byte window for each socket. The location of these windows is programmed by a base address register in PCI configuration space. The CardBus socket/ExCA base address (see *CardBus socket registers/ExCA registers base address register*) is located at configuration offset 10h and is separate and distinct from functions 0 and 1. Each base address locates a 4K-byte window in memory space anywhere in the 32-bit memory address space. For a description of this base address register and the CardBus socket registers, see *CardBus socket registers/ExCA registers/ExCA registers/ExCA registers/ExCA registers/ExCA* and the CardBus socket registers.

The PCI1031 enables host software to program PCI memory windows to PC Card address spaces. These windows provide the bounds on which the PCI1031 positively decodes memory cycles from PCI to a PC Card and are the primary means for applications to communicate with PC Cards (see *16-bit PC Cards and windows* and *ExCA registers*). A memory read always disconnects after the first data phase.

#### compliance to PCI local bus specification revision 2.1

The most significant additions to the PCI local bus specification revision 2.1 are the latency requirements on PCI peripherals. Minimum response times are specified for a PCI device to respond with valid data. These requirements are intended to improve throughput and reduce latencies on the PCI bus. The PCI1031 is fully compliant with these guidelines.

Other additions to revision 2.1 of the PCI local bus specification include the subsystem ID and subsystem vendor ID registers in the PCI configuration header.



## **PC Cards**

The 1995 PC Card standard provides a hardware- and software-interface standard for connecting credit-card-sized memory and I/O cards to personal computers. By implementing compliant card slots, PC manufacturers allow customers to use industry-standard PCMCIA memory and I/O cards from many different vendors. The 1995 PC Card standard defines 16-bit and 32-bit PC Cards. The 16-bit PC Cards are an extension of the PCMCIA 2.1/JEIDA 4.1 standards and are sometimes referred to as 16-bit cards or as R2 cards. The 32-bit PC Cards are a newly defined architecture called CardBus cards, with all 60 signals on the PC Card interface redefined for a synchronous, 32-bit bus environment patterned after PCI.

### PC Card insertion/removal and recognition

Prior to the PCMCIA 1995 PC Card standard, only two types of PC Cards existed: 16-bit memory cards and 16-bit I/O cards. Both types of cards were designed for 5-V  $V_{CC}$  supply, and could be hot-inserted into a fully powered socket. Upon insertion, 16-bit I/O cards were required to use the memory card signaling conventions until host software had read the card information structure (CIS) and switched the socket and card to an I/O mode.

The 1995 PC Card standard introduced several features, such as CardBus and 3.3-V/5-V card support, which have challenged the idea of hot insertion and introduced a new card recognition scheme. Both CardBus cards and 16-bit PC Cards can now be designed for 3.3-V V<sub>CC</sub> supply, which offers power savings, but could result in card damage if such a card were inserted into a socket powered at 5 V. Similarly, the socket can no longer automatically power a PC Card to 5-V V<sub>CC</sub>, so a method of detecting the voltage requirements and card type is needed. The 1995 PC Card standard addresses this by describing an interrogation procedure that the socket must initiate upon card insertion into a cold, unpowered socket.

This scheme uses the card  $\overline{\text{CD1}}$ ,  $\overline{\text{CD2}}$ ,  $\overline{\text{VS1}}$  and  $\overline{\text{VS2}}$  signals (called  $\overline{\text{CCD1}}$ ,  $\overline{\text{CCD2}}$ ,  $\overline{\text{CVS1}}$ , and  $\overline{\text{CVS2}}$  for CardBus cards). A PC Card designer connects these four pins in a certain configuration, depending on the type of card (16-bit or CardBus) and the supply voltage (5 V, 3.3 V, X.X V, and/or Y.Y V). The encoding scheme for this is defined in the 1995 PC Card standard and in Table 4.

CD2//CCD2	CD1//CCD1	VS2//CVS2	VS1//CVS1	KEY	INTERFACE	VOLTAGE
Ground	Ground	Open	Open	5 V	16-bit PC Card	5 V
Ground	Ground	Open	Ground	5 V	16-bit PC Card	5 V and 3.3 V
Ground	Ground	Ground	Ground	5 V	16-bit PC Card	5 V, 3.3 V, and X.X V
Ground	Ground	Open	Ground	LV	16-bit PC Card	3.3 V
Ground	Connect to CVS1	Open	Connect to CCD1	LV	CardBus PC Card	3.3 V
Ground	Ground	Ground	Ground	LV	16-bit PC Card	3.3 V and X.X V
Connect to CVS2	Ground	Connect to CCD2	Ground	LV	CardBus PC Card	3.3 V and X.X V
Connect to CVS1	Ground	Ground	Connect to CCD2	LV	CardBus PC Card	3.3 V, X.X V, and Y.Y V
Ground	Ground	Ground	Open	LV	16-bit PC Card	X.X V
Connect to CVS2	Ground	Connect to CCD2	Open	LV	CardBus PC Card	X.X V
Ground	Connect to CVS2	Connect to CCD1	Open	LV	CardBus PC Card	X.X V and Y.Y V
Connect to CVS1	Ground	Open	Connect to CCD2	LV	CardBus PC Card	Y.Y V
Ground	Connect to CVS1	Ground	Connect to CCD1	Reserved		
Ground	Connect to CVS2	Connect to CCD1	Ground	Reserved		

# Table 4. PC Card Card Detect and Voltage Sense Connections



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

### PC Card insertion/removal and recognition (continued)

Based on the information described in Table 4, the PCI1031 executes an algorithm upon card insertion that alternatively drives the VS1 and VS2 pins to low and high levels to determine which of the card types has been inserted. This process is completed without  $V_{CC}$  ever being applied to the socket. Once the PCI1031 has successfully determined the card type and voltage requirements, it updates the appropriate status bits in the socket present state register (see *socket present state register*) and asserts a CSC interrupt to the host system. Host software must then read the CardBus socket registers to determine the card type and voltage requirements and respond accordingly.

## 16-bit PC Cards and windows

The PCMCIA revision 1.0 defined the original 16-bit memory card, and the later PCMCIA revisions 2.0 and 2.1 defined the 16-bit I/O card. Both types of 16-bit PC Cards have the 16-bit datapaths and a 26-bit address bus defined. Status and control signals differ between the two card types. The PCI1031 fully supports both types of cards. The ExCA register set is implemented in the PCI1031, which provides the industry standard Intel 82365SL-DF programming model.

The 16-bit memory cards can have two types of memory address space: attribute memory and common memory. The attribute memory address space contains the CIS, and common memory is the memory space used by the application. The CIS is defined by PCMCIA and contains a variety of information about the card capabilities and resource requirements. Host software reads and parses the CIS to set up the system resources to use the card application. Both attribute and common memory are accessed with 26-bit addresses, resulting in a total addressable memory address space of 64M bytes.

The 16-bit I/O cards can possess attribute and common memory, but also have an I/O address space. This address space is accessed via 16-bit I/O addresses, resulting in a 64K-byte I/O address space.

The PCI1031 provides a windowing mechanism to link the PCI address space to 16-bit PC Card address space. Both of these memory and I/O windows are programmed by host software in the ExCA registers. The PCI1031 provides up to five memory windows per socket and two I/O windows per socket. Once enabled, the PCI1031 positively decodes and claims bus cycles that fall within these windows. Bus cycles to the PC Card are then initiated to write data to the card (in the case of a PCI write cycle) or to read data from the card (in the case of a PCI read cycle).

Memory and I/O windows to 16-bit PC Cards have several programmable options associated with them. Host software can choose among these options by setting the appropriate bits in the appropriate ExCA registers. These options include:

- Window start address
- Window end address
- Window offset address
- Page address (for 16-bit PC Card memory windows only)
- Attribute or common memory access (for 16-bit PC Card memory windows only)
- PC Card datapath width (8 bit or 16 bit)
- Wait state timing (ISA bus timing or minimum)
- Write protection (enable/disable writes to memory windows)

The start, end, offset, and page address define the bounds of the memory window in PCI and PC Card memory address spaces. The page address is necessary to take into account the difference in addressable memory between PCI (4G bytes) and 16-bit PC Cards (64M bytes). The 8-bit page address appended to the 26-bit start and end addresses define the bounds of the window in PCI memory address space. When a PCI memory cycle is decoded and claimed, the PCI1031 adds the offset address to the PCI address before passing the lower 26 bits to the PC Card. The memory windows need not be aligned between the two address spaces.



### **ExCA** registers

The PCI1031 is fully register compatible with the Intel 82365SL-DF PC Card interface controller. The ExCA compatibility registers can be accessed indirectly via PCI I/O address space or directly via PCI memory address space. For I/O access, the PCI1031 uses the same index and data I/O port scheme introduced by Intel. This index/data window is located in PCI I/O space by the PC Card 16-bit I/F legacy base address (see *PC Card 16-bit I/F legacy-mode base address*), found at offset 44h in PCI configuration space. The PC Card 16-bit legacy-mode base address is shared by both sockets and the ExCA registers run contiguously from index 00h–3Fh for socket A and 40h–7Fh for socket B. Accesses to ExCA indices 80–FFh returns 0s when read. Writes have no effect.

The compatibility registers can also be accessed directly through the CardBus socket/ExCA register window. This window in PCI memory address space is located by the CardBus socket registers/ExCA base address register (see *CardBus socket registers/ExCA registers base address register*), found at offset 10h in PCI configuration space. The ExCA compatibility registers are directly mapped into this memory window, starting at an offset of 800h from the bottom of this window. Each socket has a separate CardBus socket register/ExCA registers base address register for accessing the ExCA registers. ExCA I/O windows are accessed on word (16-bit) boundaries.

The ExCA registers provide bits to control many 16-bit PC Card functions. These functions include:

- Explicit writeback/clear on read of interrupt flag mode selection
- PC Card CSC and functional interrupt control
- Interrupt mode select: level/edge interrupt modes
- PC Card socket status information
- ExCA registers configuration after PC Card removal reset upon card removal or save the register values upon card removal
- Memory and I/O windows configuration for 16-bit PC Cards

Table 5 classifies the basic functionality of each register in the ExCA register set. The functional classifications are: card status register, card control register, memory window, and I/O window. Some of the registers are classified as both card status and card control since some bits within the register provide status information and other bits provide card control.

When a 16-bit PC Card is installed in a socket, the entire ExCA register set associated with that socket is enabled. Some status and control functions in the CardBus socket registers are maintained when a16-bit PC Card is present, such as the socket power control register. Software is expected to use either ExCA or CardBus socket registers to control socket power, but not both. The intent is to be fully backward compatible with present card and socket services, but take advantage of the easy access of some of the newly defined registers in the *CardBus/ExCA socket registers*.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

REGISTER NAME	STATUS	CONTROL	MEMORY WINDOW	I/O WINDOW	ExCA OFFSET
Identification and revision	Х				00
Interface status	Х				01
Power control		Х			02
Interrupt and general control		Х			03
Card status change	Х				04
Card status-change interrupt configuration		Х			05
Address window enable			Х	Х	06
I/O window control				Х	07
I/O window 0 start-address low byte				Х	08
I/O window 0 start-address high byte				Х	09
I/O window 0 end-address low byte				Х	0A
I/O window 0 end-address high byte				Х	0B
I/O window 1 start-address low byte				Х	0C
I/O window 1 start-address high byte				Х	0D
I/O window 1 end-address low byte				Х	0E
I/O window 1 end-address high byte				Х	0F
Memory window 0 start-address low byte			Х		10
Memory window 0 start-address high byte			Х		11
Memory window 0 end-address low byte			Х		12
Memory window 0 end-address high byte			Х		13
Memory window 0 offset-address low byte			Х		14
Memory window 0 offset-address high byte			Х		15
Card detect and general control	Х	Х			16
Reserved					17
Memory window 1 start-address low byte			Х		18
Memory window 1 start-address high byte			Х		19
Memory window 1 end-address low byte			Х		1A
Memory window 1 end-address high byte			Х		1B
Memory window 1 offset-address low byte			Х		1C
Memory window 1 offset-address high byte			Х		1D
Global control		Х			1E
Reserved					1F
Memory window 2 start-address low byte			Х		20
Memory window 2 start-address high byte			Х		21
Memory window 2 end-address low byte			Х		22
Memory window 2 end-address high byte			Х		23
Memory window 2 offset-address low byte			Х		24
Memory window 2 offset-address high byte			Х		25
Reserved					26
Reserved		1			27

Table 5. ExCA Registers



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

			,		
REGISTER NAME	STATUS	CONTROL	MEMORY WINDOW	I/O WINDOW	ExCA OFFSET
Memory window 3 start-address low byte			Х		28
Memory window 3 start-address high byte			Х		29
Memory window 3 end-address low byte			Х		2A
Memory window 3 end-address high byte			Х		2B
Memory window 3 offset-address low byte			Х		2C
Memory window 3 offset-address high byte			Х		2D
Reserved					2E
Reserved					2F
Memory window 4 start-address low byte			Х		30
Memory window 4 start-address high byte			Х		31
Memory window 4 end-address low byte			Х		32
Memory window 4 end-address high byte			Х		33
Memory window 4 offset-address low byte			Х		34
Memory window 4 offset-address high byte			Х		35
I/O window 0 offset-address low byte				Х	36
I/O window 0 offset-address high byte				Х	37
I/O window 1 offset-address low byte				Х	38
I/O window 1 offset-address high byte				Х	39
Reserved					ЗA
Reserved					3B
Reserved					_
Reserved					3D
Reserved					3E
Reserved					3F
Memory window 0-4 page			Х		N/A†

### Table 5. ExCA Registers (Continued)

<sup>†</sup> The memory window page register is mapped by the CardBus socket register/ExCA register base address register into PCI memory space.

#### **TPS2206 PC Card power control interface**

The attribute of PC Card technology that enables PC Cards to be inserted and removed in a system during run time requires that power to the PC Card sockets be managed. The TI TPS2206 PC Card power switch performs this duty by switching  $V_{CC}$  and  $V_{PP}$  to two card sockets under the control of the PCI1031. Another TI power switch, the TPS2202A, also can be used. Both the TPS2206 and TPS2202A are pin compatible and provide the same signaling interface to the PCI1031. The TPS2202A provides RESET and RESET pins that allow the socket  $V_{CC}$  and  $V_{PP}$  to be shut down via external control from either system reset or a power supervisory device in the system. References in this document to the TPS2206 apply identically to the TPS2202A device.

The PCI1031 and TPS2206 communicate via a 3-line serial interface called P<sup>2</sup>C (PCMCIA peripheral control). This serial interface is a significant savings in pin count over the 8-line signaling convention. The P<sup>2</sup>C signaling is transparent to host software; the PCI1031 generates the proper signal protocols when its internal  $V_{CC}/V_{PP}$  control registers are written. Figure 3 illustrates the protocol used to communicate from the PCI1031 to the TPS2206.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### TPS2206 PC Card power control interface (continued)




Figure 3. Serial-Interface Timing

The DATA, LATCH, and CLOCK terminals on the PCI1031 are connected to the terminals of the same names on the TPS2206. The PCI1031 generates the TPS2206 CLOCK signal by dividing the PCI CLK input by 36. A PCI CLK frequency of 33 MHz results in a TPS2206 CLOCK frequency of approximately 1 MHz. To conserve power, the PCI1031 switches the TPS2206 CLOCK signal only when transmitting information to the power switch; otherwise, the PCI1031 stops the clock in a logic low state.

The encoding of the serial data stream is shown in Table 6. The ninth data bit, D8, is not shown. This bit (D8) is the active low shutdown ( $\overline{SHDN}$ ) bit. When D8 is reset to 0, the values of bits D0 through D7 are ignored and the power switch removes all power to both PC Card sockets. The PCI1031 sets D8 to a logic high value at all times.

		-			CONTROL	SIGNALS					
D0	D1	A V <sub>PP</sub>	D2	D3	A V <sub>CC</sub>	D4	D5	B V <sub>PP</sub>	D6	D7	B V <sub>CC</sub>
0	0	0 V	0	0	0 V	0	0	0 V	0	0	0 V
0	1	A V <sub>CC</sub>	0	1	5 V	0	1	B V <sub>CC</sub>	0	1	3.3 V
1	0	12 V	1	0	3.3 V	1	0	12 V	1	0	5 V
1	1	Hi Z	1	1	0 V	1	1	Hi Z	1	1	0 V

#### Table 6. TPS2206 Control Logic

#### interrupts

Interrupts are an integral component in any computer architecture. The dynamic nature of PCMCIA and the abundance of PC Card I/O applications mean that interrupts are an integral part of the PCI1031. The PCI1031 provides several interrupt signaling schemes to accommodate the needs of a variety of platforms. The different mechanisms for dealing with interrupts in this device are based on various specifications and industry standards. The ExCA register set provides interrupt control for 16-bit PC Card functions.

The PCI1031 detects interrupts and/or events at the PC Card interface and notifies the host interrupt controller via one of several interrupt signaling protocols. To simplify the discussion and use of interrupts in the PCI1031, PC Card interrupts are classified as either CSC interrupts or functional interrupts. Functional interrupts are explicit requests for interrupt servicing directly from the PC Card. Such requests are communicated over a dedicated PC Card signal defined for this purpose. CSC interrupts indicate a change in the state of the PC Card (i.e., card removal or insertion, or power up complete). All sources of functional and CSC interrupts are discussed in detail in the following sections, as well as any specific options to be configured by host software.

The method by which either type of PC Card interrupt is communicated to the host interrupt controller varies from system to system. The PCI1031 offers system designers the choice of using PCI interrupt signaling, traditional ISA IRQ signaling, serialized IRQ protocol, or PCI with ISA interrupts.



# functional and CSC interrupts

Functional interrupts are defined as requests from a PC Card for interrupt service, and are indicated by asserting specially defined signals on the PC Card interface. Functional interrupts are generated by 16-bit I/O PC Cards. CSC interrupts are defined as events at the PC Card interface that are detected by the PCI1031 and can warrant notification of host software for service. Such events include transitions on certain PC Card signals or card removal/insertion. The specific examples of functional and CSC interrupts depend on the type of PC Card(s) installed in the socket at any given time. The 16-bit interrupt sources differ between memory and I/O PC Cards.

Table 7 summarizes the sources of interrupts and the type of PC Card associated with them. The functional interrupt events are valid only for 16-bit I/O Cards. Card insertion and removal events are independent of the card type since the same card-detect signals are used in both cases and the PCI1031 cannot distinguish between card types upon card insertion.

CARD TYPE	EVENT	TYPE	SIGNAL	DESCRIPTION
	Battery conditions	CSC	BVD1(STSCHG)	A transition on BVD1 indicates a change in the PC Card battery conditions.
16-bit memory	(BVD1, BVD2)	CSC	BVD2(SPKR)	A transition on BVD2 indicates a change in the PC Card battery conditions.
	Wait states (READY)	CSC	READY(IREQ)	A transition on READY indicates a change in the ability of the memory PC Card to accept or provide data.
16-bit I/O	Chan <u>ge in card</u> status (STSCHG)	CSC	BVD1(STSCHG)	The assertion of STSCHG indicates a status change on the PC Card.
10-bit 1/O	Interrupt request (IREQ)	Functional	READY(IREQ)	The assertion of IREQ indicates an interrupt request from the PC Card.
All PC Cards		CSC	CD1//CCD1, CD2//CCD2	A transition on either CD1 // CCD1 or CD2 // CCD2 indicates an insertion or removal of a 16-bit // CardBus PC Card.
Airro Calus	Power cycle complete	CSC	N/A	An interrupt is generated when a PC Card power up cycle is complete.

# Table 7. PC Card Interrupt Events and Description

The signal-naming convention for PC Card signals describes the function for 16-bit memory and I/O cards. The 16-bit memory card signal name is first, with the I/O card signal name second, enclosed in parentheses. The 16-bit I/O cards use two signal lines to signal interrupts: one to indicate a change in card status and another dedicated to request interrupt servicing from the host. A 16-bit memory PC Card uses the BVD1 and BVD2 signals to indicate changes in battery conditions on the card, and it uses the READY signal to insert wait states during memory card data transfers.

The PC Card standard describes the power-up sequence that must be followed by the PCI1031 when an insertion event occurs and the host requests that the socket  $V_{CC}$  and  $V_{PP}$  be powered. Upon completion of this power-up sequence, the PCI1031 interrupt scheme can be used to notify the host system denoted by "power cycle complete" (see Table 7). This interrupt source is considered a PCI1031 internal event because it does not depend on a signal change at the PC Card interface, but rather the completion of applying power to the socket.

Host software can individually mask (disable) each of the potential CSC interrupt sources listed in Table 7 by setting the appropriate bits in the PCI1031. By individually masking the interrupt sources listed in Table 7, host software can control which events cause a PCI1031 interrupt. Host software has some control over which system interrupt the PCI1031 asserts by programming the appropriate routing registers. The PCI1031 allows host software to route PC Card CSC and functional interrupts to separate system interrupts. Interrupt routing is specific to the interrupt signaling method used and is discussed in the following sections.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### functional and CSC interrupts (continued)

When an interrupt is signaled by the PCI1031, the interrupt service routine must be able to discern which of the events in Table 8 caused the interrupt. This is of particular interest with CSC interrupts, where a variety of events at the card interface can cause interrupts. Internal registers in the PCI1031 provide flags that report to the host interrupt service routine which of the interrupt sources was the cause of an interrupt. By first reading these status bits, the interrupt service routine can determine which action to take.

Table 8 describes the valid PC Card interrupt events and details the internal PCI1031 registers associated with masking and reporting them.

CARD TYPE	EVENT	MASK	FLAG
16-bit memory	Battery conditions (BVD1, BVD2)	ExCA offset 05h/45h/805h, Bits 1 and 0	ExCA offset 04h/44h/804h, Bits 1 and 0
Wait states (READY		ExCA offset 05h/45h/805h, Bit 2	ExCA offset 04h/44h/804h, Bit 2
	Chan <u>ge in card</u> status (STSCHG)	ExCA offset 05h/45h/805h, Bit 0 Always enabled	ExCA offset 04h/44h/804h, Bit 0
16-bit I/O	Interrupt request (IREQ) Power cycle complete	Always enabled	PCI configuration offset 91h, Bit 0
All PC Cards	Card insertion or removal	Socket mask register, Bits 2 and 1	Socket event register, Bits 2 and 1 ExCA offset 04h/44h/804h, Bit 3

### Table 8. PC Card Interrupt Mask and Flag Registers

There are various methods of clearing the interrupt flag bit. ExCA provides two methods to clear 16-bit PC Card-related interrupt flags. One is a write of 1 to the bit in question, and the other is a read from the register. This selection is made by bit 2 in ExCA offset 1Eh/5Eh/81Eh (see *ExCA I/O window 0–1 offset-address high-byte register*).

There is a single exception to Table 8, when PCI interrupt signaling is used. The enable/disable bits for functional and CSC interrupts are found in separate registers in PCI configuration register 91h, bits 4 and 3 (see *card control register*). Refer to the section on PCI interrupt signaling for details.

# ISA IRQ interrupts

# NOTE:

All unused interrupt pins should be pulled high by a 43-k $\!\Omega$  resistor.

Among the PCI1031 interrupt signaling schemes is the traditional ISA IRQ signaling, available in most x86 PCs. Dedicated terminals on the PCI1031 can be used to assert 10 of the 15 ISA IRQs: IRQ3, IRQ4, IRQ5, IRQ7, IRQ9, IRQ10, IRQ11, IRQ12, IRQ14, and IRQ15. These IRQs represent the common interrupts expected by PC Card applications and several free IRQs for CSC routing.

In a system using ISA IRQs, the host software must first configure the PCI1031 to use ISA signaling by setting bits 2–1 of PCI configuration register, offset 92h, to 01b (see *device control register*). The ten IRQ terminals remain in the high-impedance state until the ExCA Card CSC and functional interrupt routing registers are set to a valid state. The step-by-step series of events that host software must follow to successfully configure the PCI1031 for ISA IRQ signaling follows. These steps assume that the system has powered up and RSTIN is high (deasserted). In cases where only selected bits of a register are to be modified, host software must leave the remaining register bits unchanged by reading the current contents of the register first, modifying the desired bits, then writing the new value back to the respective PCI1031 register.



### ISA IRQ interrupts (continued)

- 1. Set bits 2–1 of PCI configuration register 92h (function 0) to 01b for interrupt mode selection.
- 2. Write to the upper four bits of ExCA register 05h/45h/805h for desired CSC routing for each socket (note the restrictions placed on interrupt routing with ISA IRQ signaling; only ten IRQs are valid in this mode).
- 3. If a PC Card is installed in the socket and requires functional interrupts, write to the lower nibble of ExCA register 03h/43h/803h for desired functional interrupt routing for the socket (note the restrictions placed on interrupt routing with ISA IRQ signaling).
- 4. Using Table 9, write to the appropriate mask register bits to enable interrupt generation for desired events.
- 5. Upon card-removal events, host software should unroute any functional interrupts that were set for that socket.
- 6. Upon card-insertion events, host software should reconfigure the mask and routing registers to support the new card requirements.

### PCI interrupts

#### NOTE:

PCI interrupts can be used with ISA interrupts. All unused INTA and INTB lines should be pulled high by a 43-k $\Omega$  resistor.

The PCI1031 also supports interrupt signaling compliant with the PCI local bus specification. Consistent with this specification, the PCI1031 can use one PCI interrupt for each of its functions: INTA is used for PC Card socket A interrupts, and INTB is used for socket B. These pins are on the PCI1031 at pins 154 and 155 and are dual-function pins with the ISA-mode interrupts IRQ3 and IRQ4. When the PCI1031 is configured for PCI interrupt signaling, these pins behave as open-drain PCI interrupts. Systems that prefer a single interrupt line from the PCI1031 can connect these two interrupt terminals together.

PCI configuration register offset 91h must be written in order to route CSC and functional interrupts from each socket. The step-by-step series of events for host software to successfully configure the PCI1031 for PCI signaling follows. These steps assume that the system has powered up and  $\overrightarrow{\text{RSTIN}}$  is high (deasserted). In cases where only selected bits of a register are to be modified, host software must leave the remaining register bits unchanged by reading the current contents of the register first, modifying the desired bits, then writing the new value back to the register.

- 1. Set bit 5 of PCI configuration register 91h (function 0) to a value of 1 (enabled).
- Set bit 3 of PCI configuration register 91h (functions 0 and 1 separately) to route CSC interrupts to INTA (for socket A) or INTB (for socket B).
- If a PC Card is installed in the socket and requires functional interrupts, write to bit 4 of the PCI Card control register 91h (for the socket) to route functional interrupts from the PC Card to INTA (for socket A) or INTB (for socket B).
- 4. Using Table 8, write to the appropriate mask register bits to enable interrupt generation for desired events.
- 5. Upon card-removal events, host software should disable any functional interrupts generation.
- 6. Upon card insertion events, host software should reconfigure the mask and routing registers to support the new card requirements.




SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### serialized IRQ signaling

The serialized interrupt protocol implemented in the PCI1031 uses a single PCI1031 terminal to communicate all interrupt status information to the host interrupt controller. The protocol defines a serial packet consisting of a start cycle, a stop cycle, and multiple interrupt cycles. All data in the packet is synchronous with PCLK. The duration of the stop and interrupt cycles is a fixed number of clock periods, but the start cycle is variable (four to eight clock periods). This allows the serial packet to retain coherence on either side of a PCI-to-PCI bridge.

Figures 4 and 5 illustrate how the serialized IRQ protocol works. Figure 4 shows the start cycle and the first several IRQ sampling periods, and Figure 5 shows the final IRQ sampling periods and the stop cycle. The intermediate IRQ sampling periods are not shown, but the sampling periods occur in ascending IRQ order: IRQ0, IRQ1, SMI, IRQ3, IRQ4...IRQ15, and IOCHK. The IRQ signals are active high. In the following illustrations, IRQ1 and IRQ15 are sampled deasserted. The stop cycle only can occur after the IOCHK period, but can be extended to allow more sampling periods for platform-specific functions.



H = Host Control; R = Recovery; T = Turnaround; S = Sample

None

None

**Host Controller** 

IRQ15

not

asserted

#### Figure 5. Serial-Interrupt Timing – Stop Cycle

In a system using the serialized IRQ protocol, the host software must configure the PCI1031 to use serialized IRQs by setting bits 2–1 of the PCI configuration register at offset 92h to 10b. The step-by-step series of events that host software must follow to successfully configure the PCI1031 for serialized IRQ signaling follows. These steps assume that the system has powered up, PCI reset, and RSTIN is high (deasserted). In cases where only select bits of a register are to be modified, host software must leave the remaining register bits unchanged by reading the current contents of the register first, modifying the desired bits, then writing the new value back to the register.



**Drive Source** 

None

### serialized IRQ signaling (continued)

- 1. Set bits 2–1 of PCI device control register 92h (function 0) to 10b.
- 2. Write to the upper nibble of ExCA register 05h/45h/805h for desired CSC routing for each socket (all 15 IRQs are available for routing when serialized IRQ signaling has been selected).
- 3. If a PC Card is installed in the socket and requires functional interrupts, write to the lower nibble of ExCA register 03h/43h/803h for desired functional interrupt routing for the socket.
- 4. Using Table 8, write to the appropriate mask register bits to enable interrupt generation for desired events.
- 5. On card-removal events, host software should unroute any functional interrupts that were set for that socket.
- 6. Upon card-insertion events, host software should reconfigure the mask and routing registers to support the new card requirements.

#### PCI clock run

The PCI1031 supports PCI clock run (CLKRUN). CLKRUN is an optional signal that is used as an input to determine the status of CLK as an open-drain output to request the CLK to restart or to speed up. PCI CLKRUN is enabled by setting bit 0 in the system control register (see *system control register*). When the PCI clock resource manager informs the PCI1031 that the PCI clock is stopped or slowed, the PCI1031 ensures that no transactions are in progress for either of the two PC Card sockets before allowing the clock resource manager to stop or slow the PCI clock. CLKRUN shares the IRQ10 pin on the PCI1031. See *system control register* for information on configuring the clock run option.

#### **CLKRUN** configuration

Bits 1–0 in the TI extension registers at offset 80h are used to enable and configure CLKRUN. Bit 0 enables CLKRUN. Bit 1, when set, keeps the PCI clock running in response to a PCI CLKRUN deassertion (see *system control register*).

#### conditions for stopping/slowing the PCI clock

Before allowing the central resource to slow or stop the PCI clock, the following conditions are checked:

- The PCI CLKRUN enable bit is set and the KEEP CLOCK bit is cleared (see system control register, bit 1).
- Neither socket is in the process of powering up or powering down.
- The 16-bit resource managers are not busy.
- The PCI master is not busy.
- No socket interrogation is underway.
- No card interrupts are pending.

#### conditions for restarting the PCI clock

The PCI clock restarts when any PC Card is installed in a socket or removed from a socket. For 16-bit cards, if the PCI clock stops or slows, the PCI1031 requests that the clock be restarted under the following conditions:

- A 16-bit I/O card asserts IREQ.
- A 16-bit I/O card asserts STSCHG/RI.
- A 16-bit DMA card asserts DREQ.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

### PC Card DMA and distributed DMA

DMA is a concept with many different interpretations and implementations, depending on the context and application. In fact, DMA support within the PCI1031 has different connotations, depending on whether the subject is PCI or PC Card DMA. On the PC Card side, the PCI1031 supports the DMA protocol defined in the 1995 PC Card standard on both sockets. On the PCI side, the PCI1031 supports a distributed DMA protocol, compliant with the distributed DMA on the PCIWay, revision 6.0, specification. It also supports PC/PCI DMA in systems designed with the Intel MPIIX.

DMA on PCI is accomplished by compliance with the distributed DMA specification. The PCI1031 complies with this specification as it applies to DMA devices, and implements two DMA channels; one per socket. Each DMA channel is controlled by the host via a 16-byte window in PCI I/O address space. This window is mapped in internal PCI1031 registers that are similar to the 8237 DMA controller programming model. By programming these registers, the PCI1031 services DMA requests from PC Card applications by initiating PCI bus mastering cycles to host memory address space.

#### **DMA** configuration

Host software must program the PCI1031 socket DMA registers 0 and 1 to set up the socket for DMA transfers. These registers are found in the PCI configuration header, offsets 94h and 98h (see *test register* and *socket DMA register 0*). Socket DMA register 0 applies to the PC Card portion of DMA transfers. Socket DMA register 1 applies to the PCI portion of DMA transfers and complies with the distributed DMA specification.

Socket DMA register 0 has only two significant bits. Bits1–0 encode the DREQ signal used by the PC Card. This field must be programmed with a valid value before the PCI1031 initiates a DMA transfer. Socket DMA register 1 has 16 significant bits, and the encoding is shown in Table 9. The most important field in socket DMA register 1 is the base address that locates the DMA registers in PCI I/O address space. This is how the host communicates and configures the DMA transfer process.

BIT	TYPE	FUNCTION
31–16	R	Reserved. Bits 31–16 are read only and return 0s when read. Writes have no effect.
15–4	R/W	DMA base address. Bits 15–4 locate the socket DMA registers in PCI I/O space. This field represents a 16-bit PCI I/O address. The upper 16 bits of the address are hardwired to 0, forcing this window to within the lower 64K bytes of I/O address space. The lower four bits are hardwired to 0, forcing the window to a natural 16-byte boundary.
3	R	Nonlegacy extended addressing. This is not supported on the PCI1031 and always returns a 0.
2–1	R/W	Transfer size. Bits 2–1 specify the width of the DMA transfer on the PCI interface. This field is encoded as: 00 = 8-bit transfer (default) 01 = 16-bit transfer 10 = Reserved 11 = Reserved
0	R/W	Decode enable. Enables the decoding of the DMA base address by the PCI1031. Bit 0 is encoded as: 0 = Disabled (default) 1 = Enabled

# Table 9. Socket DMA Register 1

When host software initializes the PCI1031, the base address in socket DMA register 1 can be programmed, but not enabled. When a particular DMA-capable PC Card is installed in the socket, host software can proceed to program the DREQ signaling option, the datapath width, and enable the DMA register decode in I/O space. These options are specific to the PC Card and must be set when the card is configured, but not when the socket is configured. After setting these options and enabling the DMA register decode, the DMA registers can be programmed. The DMA register programming model is shown in Table 10.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

# DMA configuration (continued)

R/W		DMA BASE ADDRESS OFFSET			
R	Reserved	Page	Current address		00h
W	Reserved		Base address		
R	Reserved	Reserved	Current word		04h
W	Reserved		Base word		
R	NA	Reserved	NA	Status	08h
W	Mode	Reserved	Request	Command	0011
R	Multichannel mask	Reserved	NA	Reserved	0Ch
W			Master clear	Reserved	

### Table 10. DMA Registers

The DMA registers contain control and status information consistent with the 8237 DMA controller; however, the register locations are reordered and expanded in some cases. Refer to *DMA registers* for a detailed description of the individual bits contained in the DMA registers. While the DMA register definitions are identical to those in the 8237 DMA controller of the same name, some register bits defined in the 8237 DMA controller of the same name, some register bits defined in the 8237 DMA controller do not apply to distributed DMA in a PCI environment. In such cases, the PCI1031 implements these obsolete register bits as read-only, nonfunctional bits. The reserved registers shown in Table 10 are implemented as read only, and return 0s when read. Writes to reserved registers have no effect.

### **DMA transfers**

The DMA transfer is prefaced by several configuration steps that are specific to the PC Card and must be completed after the PC Card is inserted and interrogated, as follows:

- 1. Set the proper DMA request (DREQ) signal assignment in the PCI configuration, offset 94h (bits 1–0).
- 2. Set the proper data width of the DMA transfer in the PCI configuration, offset 98h (bits 2-1).
- 3. Enable I/O window decoding of the DMA registers by setting bit 0 in the PCI configuration offset 98h.

These steps assume that host software has already powered the PC Card, interrogated its CIS, and set the appropriate bits in the PCI1031 that identify the card as a 16-bit I/O PC Card. Also, both I/O access and bus mastering must be enabled in the PCI command register. Host software can then program the DMA registers with the transfer count, direction of the transfer, and memory location of the data. Once this programming is complete, the PCI1031 awaits the assertion of DREQ to initiate the transfer.

DMA writes transfer data from the PC Card to PCI memory addresses. The PCI1031 accepts data 8 or 16 bits at a time (depending on the programming of the data width register field), then requests access to the PCI bus by asserting its REQ signal. Once granted access to the bus and the bus returns to an idle state, the PCI1031 initiates a PCI memory write command to the current memory address and transfers the data in a single data phase. After terminating the PCI cycle, the PCI1031 accepts the next byte(s) from the PC Card until the transfer count expires.

DMA reads transfer data from PCI memory addresses to the PC Card application. Upon the assertion of DREQ, the PCI1031 asserts its PCI REQ signal to request access to the PCI bus. Once access is granted and the bus is idle, the PCI1031 initiates a PCI memory read operation to the current memory address and accepts 8 or 16 bits of data (depending on the programming of the socket DMA register 1 field). After terminating the PCI cycle, the data is passed on to the PC Card. After terminating the PC Card cycle, the PCI1031 requests access to the PCI bus again until the transfer count expires.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### DMA transfers (continued)

PCI I/O read and write cycles to the DMA registers are accepted and serviced during DMA transfers. If, while a DMA transfer is in progress, the host resets the DMA channel, the PCI1031 asserts TC and ends the PC Card cycle(s). TC is indicated in the DMA status register. At the PC Card interface, the PCI1031 supports demand mode transfers. The PCI1031 asserts DACK the entire duration of the transfer unless DREQ is high (deasserted) before TC. There is no performance penalty for long wait states during this mode of operation as there is in the legacy ISA system, because the DMA channel is a dedicated resource localized at the PC Card socket.

### PC/PCI DMA

The PC/PCI DMA protocol provides a way for legacy I/O devices to do DMA transfers on the PCI bus in systems equipped with the Intel MPIIX. The Intel MPIIX supports PC/PCI DMA expansion for docking station applications where I/O devices require DMA transfers between the docking station PCI bus or extended I/O bus and a PCI bus in the notebook docking computer.

In the PC/PCI DMA protocol, the PCI1031 acts as a PCI slave device. The Intel MPIIX DMA controller uses request/grant pairs, REQ[A–B] and GNT[A–B], which are configured to support a PCI DMA slave device such as the PCI1031. The Intel MPIIX REQ and GNT pins correspond to the PCI1031 IRQ7 and IRQ11 pins, respectively. Under the PC/PCI protocol, a PCI DMA slave device requests a DMA transfer using a serialized protocol on REQ. The Intel MPIIX, as a bus master, arbitrates for the PCI bus. When the Intel MPIIX gets control of the PCI bus, it asserts GNT on the PCI1031 and, for the selected DMA channel, runs the DMA I/O cycles and memory cycles on the PCI bus.

PC/PCI DMA is enabled for each PC Card16 slot by setting bit 19 in the respective system control register (see Table 16). On power up, bit 19 is cleared, disabling PC/PCI DMA. Bit 3 of each PCI1031 system control register is a global PC/PCI enable bit. When bit 3 is set, the PCI1031 can request a DMA transfer by asserting IRQ7 (REQ) and encoding the channel request information using the serialized protocol. When the Intel MPIIX gets control of the PCI bus, it encodes the granted channel on the PCI1031 IRQ11 (GNT) pin. On power up, bit 3 is cleared and PC/PCI DMA is disabled. When the PCI1031 receives a GNT signal, it looks at the DMA I/O address to determine the type of transfer. The cycle types are as follows:

DMA I/O ADDRESS	DMA CYCLE TYPE	TERMINAL COUNT	PCI CYCLE TYPE
00h	Normal	0	I/O read/write
04h	Normal TC	1	I/O read/write
C0h	Verify	0	I/O read
C4h	Verify TC	1	I/O read



# PC/PCI DMA (continued)

To do PC/PCI DMA transfers, the following conditions must be met:

- Bit 3 in the system control register must be set to enable the PCI1031 to do PC/PCI DMA transfers.
- The desired DMA channel for each PC Card16 slot (slot A and slot B) must be configured via bits 18–16 in the respective system control register (see Table 16). The Intel MPIIX uses this channel to do the DMA transfers. The channels are configured as follows:

BITS			DMA CHANNEL	
18	17	16	DMA CHANNEL	
0	0	0	Channel 0	
0	0	1	Channel 1	
0	1	0	Channel 2	
0	1	1	Channel 3	
1	0	0	Channel 4	
1	0	1	Channel 5	
1	1	0	Channel 6	
1	1	1	Channel 7	

• Each PC Card16 slot must be enabled by setting bit 19 of the respective system control register.

DMA channels 0–3 are used for 8-bit DMA transfers and channels 5–7 are used for 16-bit DMA transfers. On power up, the system control register bits 18–16 default to 100 (channel 4). DMA channel 4 is used by PCI master devices to request the bus; hence, PC/PCI DMA is not the default mode.

The REQ and GNT signal pairs can be configured to support slave devices on the primary bus (i.e., the same bus as the Intel MPIIX) or slave devices on a secondary bus such as a PCI-to-ISA bridge. The REQ/GNT pairs are configured by setting the PCI DMA expansion register (offset 088h and 089h, respectively). If the REQ/GNT pairs are configured to support a slave device on a secondary bus, the signals must be properly routed to the Intel MPIIX DMA controller, either through the docking station bridge chip or through the docking station connector.


# ring indicate

When a 16-bit I/O PC Card is inserted into a socket, the PCI1031 can be configured to allow a ring detect signal to be passed from the PC Card to the system on the IRQ15/RI\_OUT pin. This is accomplished by first enabling the RI\_OUT function on IRQ15 by setting bit 7 of the card control register (see *card control register*) of the TI extension registers. Next, bit 7 of the ExCA interrupt and general control register (see *ExCA interrupt and general control register*) of the ExCA registers must be set to enable the RI input for the 16-bit I/O PC Card to support the RI function. When RI sees a low, it is passed through to the IRQ15/RI\_OUT (see Figure 6). The status of the RI input is reflected in bit 0 of the card status-change register (see *ExCA card status-change register*) of the ExCA registers.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

# ring indicate (continued)





# zoom video

The PCI1031 allows the implementation of the zoom video proposal before the PCMCIA. Zoom video is supported by setting bit 6 of the card control register (see *card control register*) in the TI extension registers. Setting bit 6 puts address lines A25–A4 of the PC Card interface in the high-impedance state. These lines can then be used to transfer video and audio data directly to the appropriate controller. Address lines A3–A0 can still be used by the PC11031 to access PC Card CIS registers for PC Card configuration (see Figure 7).




Figure 7. Zoom-Video Implementation on the PCI1031



### power management

The PCI1031 provides four methods of power management. These methods relate to the primary bus (PCI) and the secondary bus. Managing the PCI clock is the main method of conserving power on the PCI1031.

#### **PCI** power management

The PCI clock run feature is the primary method of power management on the PCI bus side of the PCI1031. To enable the PCI1031 to fit into the suspend and resume schemes of all the various chipsets, the PCI1031 implements SUSPEND that allows RSTIN (PCIRST) to be asserted as the system resumes, while preserving the state of the PCI1031 internal registers.

#### PCI clock run

The PCI1031 supports the PCI clock run protocol as defined in the PCI mobile design guide revision 1.0. When the system's central resource signals the system to stop the PCI clock by driving CLKRUN high, the PCI1031 either signals that it is acceptable to stop the PCI clock by not driving CLKRUN or signals to the system to keep the clock running by pulling CLKRUN low.

The PCI1031 CLKRUN is multiplexed on the IRQ10 interrupt line. The PCI1031 clock run feature is enabled by setting bit 0 in the system control register, 80h (see *system control register*). Bit 0 enables/disables the PCI clock run functionality of the multiplexed pin IRQ10/CLKRUN. Bit 1 of the system control register allows software to enable the PCI1031 keep clock running mode to prevent the system from stopping the PCI clock. When bit 1 of the system control register is set, the PCI1031 signals back to the system to keep the PCI clock running (not stop the clock). Figure 8 shows a diagram of the PCI bus clock states and the logic level of CLKRUN for each state.

The PCI1031 signals the system to restart the clock when one of the following events occurs:

- A card is inserted or removed. The PCI1031 signals to start the PCI clock and generates a card status-change interrupt on the CSC interrupt routing.
- A functional interrupt is generated by a PC Card. The PCI1031 signals to start the PCI clock and generates a functional interrupt on the appropriate routing.
- A ring indicate (RI) signal is detected by PC Card16. The PCI1031 signals to start the PCI clock and a ring indicate output (RI\_OUT) signal is provided to the system.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997




Figure 8. Clock Run and Bus States


# PCI suspend/resume

The PCI1031 implements a suspend feature that allows (RSTIN) to be asserted without resetting the PCI1031 internal registers. SPKROUT is multiplexed with SUSPEND. The multiplex control is provided in the PCI configuration space by setting bit 1 of the card control register, 92h (see *card control register*). Some chipsets provide a PCIRESET signal that is asserted when the system resumes after a suspend period. With these particular chipsets, the PCI1031 suspend feature must be implemented to allow the system to activate suspend without clearing the internal registers on the PCI1031 (see Figure 9). If a chipset does not require suspend, SUSPEND can be pulled high or SPKROUT can be activated. The default state for SUSPEND is active.

Any bus contention between SPKROUT and SUSPEND is avoided because the PCI1031 implements a three-PCI-clock-cycle delay after the control bit in the card control register is changed. This allows the pullup resistor on the pin to pull the line high so that an erroneous suspend mode does not occur.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997



# Figure 9. PCI Reset and Suspend Mode

### PC Card16 mode

When a 16-bit legacy PC Card is inserted into a socket, there are two options for minimizing power consumption. The first is to use the card output enable (COE) bit (see bit 7 of the *ExCA power control register*). When bit 7 is set, the outputs on the PC Card socket are placed in the high-impedance state. Bit 7 is software controlled. Socket services must clear bit 7 to activate the socket. The second method is to set the power-down bit (see bit 0 of the *ExCA global control register*). When bit 0 is set, it enables an automated COE bit. When a card access to a PC Card16 card is complete, the PCI1031 automatically places the card outputs in the high-impedance state. When there is any activity on the socket, the outputs are automatically enabled.

The major difference between the use of the COE bit and the POWERDWN bit is that the COE bit resets the PC Card16 PC Card and the POWERDWN bit does not. The POWERDWN bit continues to drive the Card RESET line inactive, while the COE bit puts the RESET line in the high-impedance state.

# PCI configuration header registers

A number of registers found in the PCI1031 PCI configuration space are defined in the PCI-to-PCI bridge architecture specification revision 1.0, which, in turn, are common to the PCI local bus specification revision 2.1. Registers common to both specifications are the device ID, vendor ID, status, command, class code, revision ID, BIST, header type, latency timer, cache line size, interrupt pin, and interrupt line registers.

The following PCI specific registers listed in the previous paragraph are applicable to the entire device and are not specific to any one PCI function (i.e., PC Card socket) on the PCI1031. These registers include the device ID, vendor ID, status, command, class code, revision ID, BIST, header type, latency timer, cache line size, interrupt pin, and interrupt line registers. Each register is mapped to the same location in both PCI configuration spaces. Access is possible by addressing the configuration space of either function, but host software should consistently access PCI specific registers through a single function. Detailed descriptions of the PCI specific registers follow and are listed in Table 12. Most of the registers are implemented in the PCI1031 as defined in either the PCI local bus specification revision 2.1, the PCI-to-PCI bridge architecture specification revision 1.0, or the Yenta specification revision 2.1. References to these documents are made where appropriate. Additional register bits defined in the bridge control register (see *bridge control*) enable features specific to CardBus memory windows.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

## PCI configuration headers (continued)

Host software exerts control and retrieves status information on PC Cards via a standard set of internal PCI1031 registers: ExCA registers for 16-bit PC Cards. The PCI1031 maps these registers into PCI address space for access by host software. The locations of these registers are set by the CardBus socket registers/ExCA registers base address (see *CardBus socket registers/ExCA registers base address register*) register in PCI configuration space, which locates a 4K-byte nonprefetchable memory window in PCI memory address space. Within this memory window, the PCI1031 maps both the socket registers and the ExCA registers. Each socket has a separate CardBus socket register/ExCA registers base address registers.

The 16-bit PC Cards use the ExCA register set for card status and control purposes. Traditionally, these registers have been accessed by host software through an index/data register pair. Software would write the index of the desired ExCA register to the index register, and read or write the desired data to the data register. The PCI1031 departs from this scheme by directly mapping the ExCA register set to a 4K-byte memory window located by the CardBus socket registers/ExCA registers base address register. The ExCA registers are offset from this base address by 800h. The PCI1031 also supports the index/data scheme of accessing the ExCA registers through the use of the PC Card 16-bit I/F legacy-mode base address register (see *PC Card 16-bit I/F legacy-mode base address*). An address written to this register becomes the address for the index register and the address+1 becomes the address for the data address. Using this access method, applications requiring index/data type ExCA access can be supported. This PC Card 16-bit legacy-mode base address is shared by both sockets and the ExCA registers run contiguously from offset 00h–3Fh for Socket A and 40h–7Fh for socket B.

The PCI1031 implements two PCI configuration headers, one for each PC Card socket; therefore, all memory and I/O window functionality for socket A are repeated, but separate from, socket B. Host software must program nonoverlapping memory and I/O resources for each socket.

The TI extension registers are specific PCI1031 value-added features that are not part of currently defined PC Card industry specifications. The TI extension registers are a collection of control and status bits that are required to support various PCI1031 functions. These functions typically do not exist within the register models implemented elsewhere within the device. Tables 11 and 12 show the TI extension registers and their locations in PCI configuration space.

REGISTER NAME	OFFSET
System control <sup>†</sup>	80h
Retry status <sup>†</sup>	90h
Card control <sup>†</sup>	91h
Device control <sup>†</sup>	92h
Test <sup>†</sup>	93h

#### Table 11. TI Extension Registers

<sup>†</sup> One or more bits in the register are common to PCI functions 0 and 1.

The PCI1031 supports the DMA specification defined in the 1995 PC Card standard by providing one DMA channel per socket. The PC Card standard stipulates the signaling and timing associated with DMA transfers to and from a PC Card. This defines DMA transfers from the PC Card to the socket only. On the PCI side, the PCI1031 implements a set of status and control registers similar to the programming model of the original dual 8237 DMA controller found in PC-AT systems. These registers comply with the specification for distributed DMA in a PCI environment, particularly as it defines DMA devices. The PCI1031 provides two registers in its configuration header that set up both the PCI interface and PC Card socket for DMA. See *PC Card DMA* and *distributed DMA* for a complete discussion of DMA support on the PCI1031.



## PCI configuration headers (continued)

Host software must program the PCI1031 socket DMA registers 0 and 1 to set up the socket for DMA transfers. Socket DMA register 0 applies to the PC Card portion of DMA transfers. Socket DMA register 1 applies to the PCI portion of DMA transfers specifically to set up the DMA support required in distributed DMA. Socket DMA register 1 provides register bits to program the DMA transfer width. This transfer width refers to both the PC Card interface and the PCI interface.

Descriptions of each of the registers follow. Before writing data to any of the TI extension registers, host software must first read the register to preserve the current contents. After reading the register, software can modify the desired bits and write back the new data. This preserves current register settings and prevents unpredictable or undesirable behavior.

The PCI1031 configuration header is shown in Table 12.

	REGISTE	RNAME		OFFSET							
D	evice ID	Venc	lor ID	00h							
	Status	Com	mand	04h							
	Class code		Revision ID	08h							
BIST	Header type	Latency timer <sup>†</sup>	Cache line size <sup>†</sup>	0Ch							
	CardBus socket registers/E	xCA base-address register	•	10h							
Secondary	status (unused)‡	Rese	erved	14h							
CardBus latency timer <sup>†</sup>	Subordinate bus number	CardBus bus number	PCI bus number†	18h							
	CardBus memory bas	e register 0 (unused)‡	-	1Ch							
	CardBus memory limi	t register 0 (unused)‡		20h							
	CardBus memory base register 1 (unused) <sup>‡</sup>										
CardBus memory limit register 1 (unused) <sup>‡</sup>											
CardBus I/O base register 0 (unused) <sup>‡</sup>											
	CardBus I/O limit re	egister 0 (unused)‡		30h							
	CardBus I/O base r	egister 1 (unused)‡		34h							
	CardBus I/O limit re	egister 1 (unused)‡		38h							
Brid	ge control <sup>†</sup>	Interrupt pin	Interrupt line	3Ch							
Sub	system ID	Subsystem	n vendor ID	40h							
	PC Card 16-Bit I/F lega	cy-mode base address <sup>†</sup>		44h							
	Rese	erved		48h-7Cł							
	System	control <sup>†</sup>		80h							
	Rese	erved		84h-8Cł							
Test <sup>†</sup>	Device control <sup>†</sup>	Card control <sup>†</sup>	Retry status <sup>†</sup>	90h							
	Socket DM	A register 0	-	94h							
	Socket DM	A register 1		98h							
	Rese	erved		9Ch-FF							

## Table 12. PCI1031 Configuration Header

<sup>†</sup>One or more bits in the register are common to PCI functions 0 and 1.

<sup>‡</sup> Unused registers are read only.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### PCI vendor ID register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								PCI ver	ndor ID							
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default	0	0	0	1	0	0	0	0	0	1	0	0	1	1	0	0

Register:PCI vendor IDType:Read only

Offset: 00h Default: 104Ch

Description: This 16-bit value is allocated by the PCI special interest group (SIG) and identifies TI as the manufacturer of this device. The vendor ID assigned to TI is 104Ch.

### PCI device ID register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								PCI de	vice ID							
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default	1	0	1	0	1	1	0	0	0	0	0	1	0	0	1	1

Register:PCI device IDType:Read onlyOffset:02hDefault:AC13h

Description: This 16-bit value is allocated by the vendor. The device ID for the PCI1031 is AC13h.

## PCI command register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								PCI cor	nmand							
Туре	R	R	R	R	R	R	R	R/W	R	R/W	R	R	R	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### Register: PCI command

Type: Read only, read/write (see individual bit descriptions)

Offset: 04h

Default: 0000h

Description: The PCI command register provides control over the PCI1031's ability to generate and respond to PCI cycles. In its default state, or when 0000h is written, the PCI1031 can respond to PCI configuration cycles only; all other PCI functionality is disabled. The PCI1031 does not claim PCI cycles as a target, nor request access to the bus as an initiator in this state. Refer to Table 13 for a complete description of the register contents.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### Table 13. PCI Command Register

BIT	TYPE	FUNCTION
15–10	R	Reserved. Bits 15–10 are read only and return 0s when read.
9	R	Fast back-to-back enable. Bit 9 indicates whether the device is enabled for the fast back-to-back transaction function. The PCI1031 does not support fast back-to-back PCI cycles. Bit 9 is read only and returns 0s when read.
8	R/W	System error (SERR) enable. Bit 8 and bit 6 must be set for the PCI1031 to report address parity errors. 0 = Disable the SERR output driver (default) 1 = Enable the SERR output driver
7	R	Wait cycle control. Bit 7 indicates whether a PCI device is capable of address/data stepping. The PCI1031 does not support address/data stepping; therefore, bit 7 is hardwired to 0. Bit 7 is read only and returns 0s when read. Writes to bit 7 have no effect.
6	R/W	Parity error response. Data parity errors are indicated by asserting PERR, while address parity errors are indicated by asserting SERR. 0 = PCI1031 ignores detected parity error (default) 1 = PCI1031 responds to detected parity errors
5	R	VGA palette snoop. Bit 5 controls how PCI devices handle accesses to VGA palette registers. The PCI1031 does not support VGA palette snooping; therefore, bit 5 is hardwired to 0. Bit 5 is read only and returns 0s when read. Writes to bit 5 have no effect.
4	R	Memory write and invalidate enable. Bit 4 controls whether a PCI initiator device can generate memory write and invalidate commands. The PCI1031 controller uses memory-write commands instead of memory-write- and-invalidate commands; therefore, bit 4 is hardwired to 0. Bit 4 is read only and returns 0s when read. Writes to bit 4 have no effect.
3	R	Special cycles. Bit 3 controls whether or not a PCI device ignores PCI special cycles. The PCI1031 does not monitor special cycle operations; therefore, bit 3 is hardwired to 0. Bit 3 is read only and returns 0s when read. Writes to bit 3 have no effect.
2	R/W	Bus initiator control. Bit 2 controls whether or not a PCI device can act as a PCI bus initiator. Bit 2 is used for distributed DMA only. 0 = Disables the PCI1031's ability to generate PCI bus accesses (default) 1 = Enables the PCI1031's ability to generate PCI bus accesses
1	R/W	Memory space control. Bit 1 controls whether or not a PCI device can claim cycles in PCI memory space. 0 = Disables the PCI1031's response to memory space accesses (default) 1 = Enables the PCI1031's response to memory space accesses
0	R/W	<ul> <li>I/O space control. Bit 0 controls whether or not a PCI device can claim cycles in PCI I/O space.</li> <li>0 = Disables the PCI1031's response to I/O space accesses (default)</li> <li>1 = Enables the PCI1031's response to I/O space accesses</li> </ul>

### **PCI** status register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								PCI s	tatus							
Туре	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

Register: PCI status

Type:Read only, read/write (see individual bit descriptions)Offset:06hDefault:0200hDescription:The PCI status register provides PCI -related device information to the host system. Bits in this<br/>register can be read normally; however, writes behave differently. A bit in the status register is<br/>reset when a 1 is written to that bit location; a 0 written to a bit location has no effect. Refer to<br/>Table 14 for a complete description of the register contents.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

## Table 14. PCI Status Register

BIT	TYPE	FUNCTION
15	R/W	Parity error status 0 = PCI1031 does not detect a parity error (default). 1 = PCI1031 detects a parity error.
14	R/W	System error status 0 = PCI1031 does not generate a system error on the SERR line (default). 1 = PCI1031 generates a system error on the SERR line.
13	R/W	Initiator abort status 0 = A bus initiator abort does not terminate a bus initiator's transaction (default). 1 = A bus initiator abort terminates a bus initiator's transaction.
12	R/W	Target abort status. A target abort terminates a PCI1031 bus master transaction. 0 = A target abort does not terminate a PCI1031 bus master transaction (default). 1 = A target abort terminates a bus master transaction.
11	R/W	Target abort status. The PCI1031 target abort terminates a bus master transaction. 0 = A PCI1031 target abort does not terminate a bus master transaction (default). 1 = A PCI1031 target abort terminates a bus master transaction.
10–9	R	Device select timing status. Bits 10–9 are encoded with the DEVSEL timing. These read-only bits are hardwired as 01b, indicating a medium-speed device.
8	R/W	Data parity status 0 = No data parity errors occur (default). 1 = Data parity errors occur; the following conditions are met: a. PERR is asserted by the bus initiator or the bus initiator observed PERR asserted. b. The agent that set the bit is the bus initiator during the transaction when the error occurred. c. Parity error response (bit 6 in the command register) is enabled.
7	R	Fast back-to-back capable. The PCI1031 cannot accept fast back-to-back transactions; therefore, bit 7 is hardwired to 0.
6	R	User-definable feature (UDF) support. The PCI1031 does not support the UDF option; therefore, bit 6 is hardwired to 0.
5	R	66 MHz capable. The PCI1031 operates at a maximum frequency of 33 MHz; therefore, bit 5 is hardwired to 0.
4–0	R	Reserved. Bits 4–0 are read only alnd return 0s when read. Writes have no effect.

## **PCI revision ID register**

Bit	7	6	5	4	3	2	1	0
Name				PCI rev	ision ID			
Туре	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0

Type:Read onlyOffset:08hDefault:02hDescription:The PCI revision ID register is selected by TI and indicates the silicon revision.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

## PCI class code register

Bit	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name											P	CI cla	ss coo	de										
Byte			l	Base Class Sub class Programming Interface											Sub class									
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	1	1	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0

 Register:
 PCI class code

 Type:
 Read only

 Offset:
 09h

 Default:
 060500h

 Description:
 The PCI class code indicates that the PCI1031 is a bridge device (06h), a PCMCIA bridge (05h), with 00h programming interface.

#### cache line size register

Bit	7	6	5	4	3	2	1	0
Name				Cache I	ine size			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Register:Cache line sizeType:Read/write, nonfunctionalOffset:0ChDefault:00hDescription:This register is nonfunctional.

## PCI latency timer register

Bit	7	6	5	4	3	2	1	0
Name				PCI later	ncy timer			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

register:pci latency timerType:Read/write, nonfunctionalOffset:0DhDefault:00hDescription:This register is nonfunctional.

### PCI header-type register

Bit	7	6	5	4	3	2	1	0
Name				PCI hea	der type			
Туре	R	R	R	R	R	R	R	R
Default	1	0	0	0	0	0	1	0

Register:	PCI header type
Type:	Read only

Offset:	0Eh

Default: 82h

Description: The PCI header type register indicates that the PCI1031 uses a CardBus bridge configuration header. It also identifies the PCI1031 as a multifunction device.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### **BIST** register

Bit	7	6	5	4	3	2	1	0
Name				BI	ST			
Туре	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0

BIST Register: Type: Read only Offset: 0Fh Default: 00h

Description: The PCI1031 does not support built-in self test (BIST); therefore, this register is considered reserved. The BIST register is read only and returns 0s when read. Writes to this register have no effect.

### CardBus socket registers/ExCA base-address register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		CardBus socket registers/ExCA base-address register														
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					Ca	rdBus s	ocket re	gisters/E	xCA bas	se-addre	ss regis	ter				
Туре	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### Register: CardBus socket registers/ExCA base-address register

Type: Read only, read/write 10h

Offset:

Default: 0000 0000h

Description: This register points to the nonprefetchable memory window where the PCI1031 maps both the CardBus socket registers and the ExCA registers. The register is separated into two fields. Bits 31-12 are read/write and allow the CardBus socket registers/ExCA registers to be located anywhere in the 32-bit PCI I/O address space on 4K-byte boundaries. Bits 11-0 are read only and are hardwired to 0 to indicate that this register represents a memory base address. When software writes a value of all 1s to this register, the value read back is FFFF F000h, indicating that at least 4K bytes of memory address space are required.

### NOTE:

ExCA status and control registers start at offset 000h and the 16-bit card registers begin at offset 800h.

### secondary status register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							ç	Seconda	ry status	3						
Туре	R/W	R/W	R/W	R/W	R/W	R	R	R/W	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

Register:	Secondary status
Туре:	Read only, read/write, not used
Offset:	16h
Default:	0200h
Description:	This register is read only and is not used. Reads return 0s, writes have no effect.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### PCI bus number register

Bit	7	6	5	4	3	2	1	0
Name				PCI bus	number			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

### Register: PCI bus number

Type: Read/write, nonfunctional

Offset: 18h

Default: 00h

Description: This register is nonfunctional.

## CardBus bus number register

Bit	7	6	5	4	3	2	1	0
Name				CardBus b	us number			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Register:CardBus bus numberType:Read/write, nonfunctionalOffset:19hDefault:00hDescription:This register is nonfunctional.

### subordinate bus number register

Bit	7	6	5	4	3	2	1	0
Name		Subordinate bus number						
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Register:Subordinate bus numberType:Read/write, nonfunctionalOffset:1AhDefault:00hDescription:This register is nonfunctional.

## CardBus latency timer register

Bit	7	6	5	4	3	2	1	0
Name				CardBus la	tency timer			
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Register:	CardBus latency timer
Туре:	Read/write, nonfunctional
Offset:	1Bh
Default:	00h
Description:	This register is nonfunctional.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### memory base registers 0, 1

-			,													
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		_	_	_	_		Memo	ory base	register	s 0, 1	_	_	_			
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		_	-	-	_		Memo	ory base	register	s 0, 1	_					
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Register:Memory base registers 0, 1Type:Read only, nonfunctional

Offset: 1Ch, 24h Default: 0000 0000h Description: The memory base registers are nonfunctional.

## memory limit registers 0, 1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							Mem	ory limit	registers	s 0, 1				_	_	
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				_	_	_	Mem	ory limit	registers	s 0, 1	_		_			
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Register:	Memory limit registers 0, 1
Type:	Read only
Offset:	20h, 28h
Default:	0000 0000h
Description:	The memory limit registers are nonfunctional.

## I/O base registers 0, 1

		-	-					-	-					-		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		_	-		-		I/O	base re	gisters 0	), 1				_		
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							I/O	base re	gisters 0	), 1						
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## Register: **I/O base registers 0, 1** Type: Read only

Offset:2Ch, 34hDefault:0000 0000hDescription:This register is not used.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		-		-	_		I/C	) limit reg	gisters 0	, 1						
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		_		_			I/C	) limit reg	gisters 0	, 1	_					
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

I/O limit registers 0, 1

Register:I/O limit registers 0, 1Type:Read onlyOffset:30h, 38hDefault:0000 0000hDescription:This register is not used.

## interrupt line register

Bit	7	6	5	4	3	2	1	0							
Name		Interrupt line													
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W							
Default	1	1	1	1	1	1	1	1							

Register:Interrupt lineType:Read/writeOffset:3ChDefault:FFhDescription:The contents of this register default to the FFh (the unknown condition).

## interrupt pin register

Bit	7	6	5	4	3	2	1	0					
Name	Interrupt pin												
Туре	R	R	R	R	R	R	R	R					
Function 0 (socket A) default	0	0	0	0	0	0	0	1					
Function 1 (socket B) default	0	0	0	0	0	0	1	0					

Register:	Interrupt pin
-----------	---------------

Type: Read only

Offset: 3Dh

Default: 01h for function 0 (socket A) and 02h for function 1 (socket B)

Description: This register is hardwired and writes to the register have no effect. The return values for the register are 01h for function 0 (socket A) and 02h for function 1 (socket B).



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

bridge c	oridge control register															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Bridge control														
Туре	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0

Register: Bridge control

Type:Read only, read/write (see individual bit descriptions)Offset:3EhDefault:0340hDescription:This register provides control over PCI1031 bridging functions. Refer to Table 15 for a complete description of the register contents.

## Table 15. Bridge Control Register

BIT	TYPE	FUNCTION
15–11	R	Reserved. Bits 15–11 are read only and return 0s when read. Writes have no effect.
10	R/W	Write posting enable. Enables posting of write data to and from the socket. If bit 10 is not set, the bridge must drain any data in its buffers before accepting data for or from the socket. Each data word must then be accepted by the target before the bridge can accept the next word from the source master. The bridge must not release the source master until the last word is accepted by the target. Operating with write posting disabled inhibits system performance. Bit 10 is encoded as: 0 = Write posting is disabled (default). 1 = Write posting is enabled.
9	R/W	Memory window 1 type (nonfunctional)
8	R/W	Memory window 0 type (nonfunctional)
7	R/W	PCI interrupt-IREQ routing enable bit. When bit 7 is 0 and the PCI interrupt bit in device control register (see device control register) is enabled, the functional card interrupts are routed to the PCI interrupt for the socket (INTA or INTB). When bit 7 is 1, the functional card interrupt is routed to an IRQ pin using the routing selected in the ExCA card interrupt and general control register). Bit 7 is encoded as: 0 = Functional interrupts are routed to PCI interrupts (default). 1 = Functional interrupts are routed by ExCA registers.
6	R/W	CardBus reset (nonfunctional)
5	R/W	Master abort mode. Bit 5 controls how the PCI1031 responds to a master abort when the PCI1031 is a master. Bit 5 is common between each socket. Bit 5 is encoded as: 0 = Master aborts not reported (default) 1 = Signal target abort and SERR, if enabled
4	R	Reserved. Bit 4 is read only and returns 0, when read. Writes have no effect.
3	R/W	VGA enable. Bit 3 affects how the PCI1031 responds to VGA addresses. Bit 3 is encoded as: 0 = Normal operation. Accesses to VGA addresses are forwarded (default). 1 = Accesses to VGA addresses are not forwarded.
2	R/W	Reserved. Bit 2 is nonfunctional.
1	R/W	SERR enable (nonfunctional)
0	R/W	Parity error response enable (nonfunctional)



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

Subsyste	Subsystem venuor ib register															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Subsystem vendor ID														
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## subsystem vendor ID register

Register:Subsystem vendor IDType:Read/writeOffset:40hDefault:0000hDescription:This register is read/write.

#### subsystem ID register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Subsystem ID														
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Register:Subsystem IDType:Read/writeOffset:42hDefault:0000hDescription:This register is read/write.

## PC Card 16-bit I/F legacy-mode base address register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		PC Card 16-bit I/F legacy-mode base address														
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				_		PC Ca	rd 16-bit	I/F lega	cy-mode	e base a	ddress	_	_	_	_	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

## Register: PC Card 16-bit I/F legacy-mode base address

Register.	PC Card To-bit I/F legacy-mode base address
Туре:	Read only, read/write
Offset:	44h
Default:	0000 0001h
Description:	The PCI1031 supports the index/data scheme of accessing the ExCA registers through the use of the PC Card 16-bit I/F legacy-mode base-address register. An address written to this register becomes the address for the index register and the address+1 becomes the address for the data address. Using this access method, applications requiring index/data type ExCA access can be supported.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

### system control register

										_				_		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		System control														
Туре	R	R	R	R	R	R/W	R/W	R/W	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								System	control							
Туре	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	Х	Х	Х	Х	0	0	0	0	0	0	0	0

Register: System control

80h

Type: Read only, read/write (see individual bit descriptions)

Offset:

Default: 0004 1X00h

Description: The system control register provides status and control for system functions unique to the PCI1031. Refer to Table 16 for a complete description of the register contents.

### Table 16. System Control Register

BIT	TYPE	FUNCTION
31–27	R	Reserved. Bits 31–27 are read only and return 0s when read.
26	R/W	System maintenance interrupt (SMI) routing selected. This is a global bit. Bit 26 is encoded as: 0 = SMI interrupts are routed to IRQ2 (default). 1 = A card status-change interrupt is generated while the SMI interrupt bit is a 1.
25	R/W	SMI interrupt status bit. Bit 25 is set to 1 when a write to either CardBus or ExCA power control for the socket and the SMI interrupt mode is enabled in bit 24. Writing a 1 to bit 25 clears the status bit. Bit 25 is encoded as: 0 = SMI interrupts are not active (default). 1 = SMI interrupts are active.
24	R/W	SMI interrupt mode enable. When enabled, SMI interrupts are generated when a write to the socket power control occurs. This is a global bit. Bit 24 is encoded as: 0 = SMI interrupts are disabled (default). 1 = SMI interrupts are enabled.
23–22	R	Reserved. Bits 23–22 are read only and return 0s when read.
21	R/W	V <sub>CC</sub> protection enable. In the default state (0), V <sub>CC</sub> protection for 16-bit PC Cards is enabled. When bit 24 is set, V <sub>CC</sub> protection for 16-bit PC Cards is disabled and Bad V <sub>CC</sub> Req for 16-bit PC Cards is also disabled. Bit 24 is encoded as follows: 0 = V <sub>CC</sub> protection for 16-bit PC Cards is enabled (default). 1 = V <sub>CC</sub> protection and Bad V <sub>CC</sub> Req for 16-bit PC Cards is disabled.
20	R/W	Reduced zoom video enable. When bit 20 is set, address lines A25–A22 of the 16-bit card interface are placed in the high-impedance state. Bit 20 is encoded as: 0 = Reduced zoom video is disabled (default). 1 = Reduced zoom video is enabled.
19	R/W	PC/PCI DMA card enable. When enabled, allows PC Card16 cards to start requesting PC/PCI DMA bus cycles using request/grant sequence. Bit 19 is encoded as: 0 = PC/PCI DMA is disabled (default). 1 = PC/PCI DMA is enabled.
18–16	R/W	PC/PCI DMA channel assignment. The valid channels for PC/PCI DMA are: 0-3 8-bit DMA channels 4 PCI master; not used (default) 5-7 16-bit DMA channels
15–14	R	Reserved. Bits 15–14 are read only and return 0s when read.
13	R	Socket activity status bit. When set, bit 13 indicates that a 16-bit card has been accessed by the PCI interface or DMA. Bit 13 is cleared upon a read of the status bit. Bit 13 is encoded as: 0 = No socket activity (default) 1 = Socket activity



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

Table 16. S	ystem Control	Register	(Continued)	
-------------	---------------	----------	-------------	--

BIT	TYPE	FUNCTION
12	R	Reserved. Bit 12 is read only and returns 1 when read.
11	R	Power stream in progress status bit. When high, bit 11 indicates that a power stream to the TPS2206 is in progress and power requested. Bit 11 is cleared when the power stream is finished. This is a global bit. Bit 11 is encoded as: 0 = No power stream in progress 1 = Power stream in progress
10	R	Power-down delay in progress status bit. When high, bit 10 indicates that a power-down stream is sent to the TPS2206 but power is not yet stable. Bit 10 is cleared when the power-down delay expires. This is a global bit. Bit 10 is encoded as: 0 = Power-down delay not in effect 1 = Power-down delay in effect
9	R	Power-up delay in progress status bit. When high, bit 9 indicates that a power-up stream is sent to the TPS2206 but power is not yet stable. Bit 9 is cleared when the power-up delay expires. This is a global bit. Bit 9 is encoded as: 0 = Power-up delay not in effect 1 = Power-up delay in effect
8	R	Interrogation in progress status. When high, bit 8 indicates an interrogation is in progress. Bit 8 is cleared when the interrogation is complete. Bit 8 is encoded as: 0 = Interrogation not in progress 1 = Interrogation in progress
7–6	R	Reserved. Bits 7-6 are read only and return 0s when read. Writes have no effect.
5	R/W	<ul> <li>ExCA identification and revision register read only enable. When bit 5 is set, the entire ExCA identification and revision register is read only. This bit is encoded as:</li> <li>0 = ExCA identification and revision register are read/write.</li> <li>1 = ExCA identification and revision register are read only (default).</li> </ul>
4	R/W	CardBus data parity SERR signaling enable bit (nonfunctional)
3	R/W	PC/PCI DMA enable bit. Enables PC/PCI DMA. When enabled, the PC/PCI DMA request is output on IRQ7 and the PC/PCI DMA grant is input on IRQ11. This is a global bit. Bit 3 is encoded as: 0 = PC/PCI DMA disabled (default) 1 = PC/PCI DMA enabled
2	R/W	Asynchronous interrupt mode enable bit. When enabled, bit 2 allows asynchronous card status-change events to cause an interrupt without the PCI clock running. The only card status-change interrupt that requires a clock in this mode is the power status, since a clock is required to send the power stream to the TPS2206. This is a global bit. Bit 2 is encoded as: 0 = Asynchronous interrupt mode disabled (default) 1 = Asynchronous interrupt mode enabled
1	R/W	Keep clock. Keep PCI clock running bit. When bit 1 is set (keep clock run enabled) and PCI clock run is enabled (bit 0 is set), the PCI1031 requests that the PCI clock continue running in response to PCI clock run deassertion. If bit 1 is cleared, the internal status of the PCI1031 determines if the clock can be stopped. This is a global bit. Bit 1 is encoded as: 0 = Keep PCI clock running disabled (default) 1 = Keep PCI clock running enabled
0	R/W	PCI clock run enable. When enabled, bit 0 defines IRQ10/CLKRUN as the PCI clock run pin and allows the PCI1031 to support PCI CLKRUN. When bit 0 is cleared, the PCI1031 ignores the PCI CLKRUN signal. This is a global bit. Bit 0 is encoded as: 0 = PCI clock run disabled (default) 1 = PCI clock run enabled



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### retry status register

Bit	7	6	5	4	3	2	1	0		
Name		Retry status								
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Default	0	0	0	0	0	0	0	0		

Register:Retry statusType:Read/write (see individual bit descriptions)Offset:90hDefault:00hDescription:This register displays the retry expiration state

Description: This register displays the retry expiration status. The flags are cleared by writing a 1 to the bit. The entire register is shared between each socket. Refer to Table 17 for a complete description of the register contents.

### Table 17. Retry Status Register

BIT	TYPE	FUNCTION
7	R/W	PCI retry timeout counter enable. Bit 7 is encoded as: 0 = Disabled (default) 1 = Enabled
6	R/W	CardBus retry timeout counter enable (nonfunctional)
5	R/W	CardBus B retry expired status (nonfunctional)
4	R/W	CardBus master B retry expired status (nonfunctional)
3	R/W	CardBus A retry expired status (nonfunctional)
2	R/W	CardBus master A retry expired status (nonfunctional)
1	R/W	PCI retry expired status. Write a 1 to clear this bit. Bit 1 is encoded as: 0 = Inactive (default) 1 = Retry is expired.
0	R/W	This bit is nonfunctional.

### card control register

Bit	7	6	5	4	3	2	1	0		
Name		Card control								
Туре	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W		
Default	0	0	0	0	0	0	0	0		

Register:	Card control
Туре:	Read only, read/write (see individual bit descriptions)
Offset:	91h
Default:	00h
Description:	This register provides separate card control for socket 0 and socket 1. Bit 7 is the only shared
	bit in this register; all others are specific to each socket. Refer to Table 18 for a complete
	description of the register contents.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### Table 18. Card Control Register

BIT	TYPE	FUNCTION
7	R/W	Ring indicate output enable. Bit 7 configures the IRQ15/RI_OUT pin as RI_OUT on the PCI side. This allows the 16-bit PC Card RI signal to be output to the system. Bit 7 is encoded as: 0 = Disabled (default) 1 = Enabled
6	R/W	Zoom video mode enable. Bit 6 enables the zoom video mode application. Bit 6 is encoded as: 0 = Disabled (default) 1 = Enabled
5	R/W	PCI interrupt enable. Bit 5 enables the PCI interrupt INTA (INTB) (see bit 7 in the <i>bridge control register</i> , Table 15). Bit 5 is encoded as: 0 = Disabled (default) 1 = Enabled
4	R/W	Functional interrupt routing enable. If bit 5 is enabled, bit 4 routes the IREQ from card A (B) to the PCI interrupt INTA (INTB). Bit 4 is encoded as: 0 = Disabled (default) 1 = Enabled
3	R/W	Card status-change (CSC) interrupt routing enable. If bit 5 is enabled, bit 3 routes the CSC interrupts to the PCI interrupt INTA (INTB). Bit 3 is encoded as: 0 = Disabled (default) 1 = Enabled
2	R	Reserved. Bit 2 is read only and returns 0 when read.
1	R/W	SpeakerOut/suspend enable. When set, bit 1 enables SPKR on the PC Card and routes it to SPKROUT on the PCI bus. When cleared, bit 1 enables the suspend mode for the PCI1031, see <i>power management</i> for details concerning PCI1031 suspend mode. Bit 1 is encoded as: 0 = Suspend mode enabled (default) 1 = SPKR to SPKROUT enabled
0	R/W	IFG. Bit 0 is the interrupt flag for 16-bit I/O PC Cards. Write a 1 to clear this bit. Bit 0 is encoded as: 0 = No PC Card interrupt (default) 1 = PC Card interrupt detected

### device control register

Bit	7	6	5	4	3	2	1	0		
Name		Device control								
Туре	R	R/W	R/W	R/W	R/W	R/W	R/W	R		
Default	0	1	1	1	0	0	0	0		

## Register: **Device control**

Type: Read only, read/write (see individual bit descriptions)

Offset: 92h

Default: 70h

Description: This register is common for socket A and socket B and can be accessed from both configuration spaces. Refer to Table 19 for a complete description of the register contents.

NOTE:

When bit 5 is set, the PCI1031 will not allow you to program the dual-voltage socket to 5 V.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

BIT	TYPE	FUNCTION
7	R	Reserved. Bit 7 is read only and returns 0s when read. Only write a value of 0b to bit 7.
6	R/W	5-V socket capable force bit. Bit 6 is read/write. Bit 6 is encoded as: 0 = Not 5-V capable 1 = 5-V capable (default)
5	R/W	3-V socket capable force bit. Bit 5 is read/write. Bit 5 is encoded as: 0 = Not 3-V capable 1 = 3-V capable (default)
4	R/W	Reserved. Bit 4 defaults to a 1. Only write 1 to bit 4.
3	R/W	Reserved. For internal TI test purposes only; bit 3 must always write a 0.
2–1	R/W	Interrupt mode. Bits 2–1 select the interrupt mode used by the PCI1031. Bits 2–1 are encoded as: 00 = No interrupts enabled (default) 01 = ISA 10 = Serialized IRQ type interrupt scheme 11 = Reserved
0	R	Reserved. For internal TI test purposes only.

## Table 19. Device Control Register

### test register

				-					
Bit	7	6	5	4	3	2	1	0	
Name		Test							
Туре	R	R	R	R/W	R/W	R/W	R/W	R/W	
Default	0	0	0	0	0	0	0	0	

Register:	Test
Type:	Read only, read/write, nonfunctional (see individual bit descriptions)
Offset:	93h
Default:	00h
Description:	Only write 0s to this register. Refer to Table 20 for a complete description of the register
-	contents.

## Table 20. Test Register

BIT	TYPE	FUNCTION
7–5	R	Reserved. Bit 7-5 are read only and return 0s when read. Writes have no effect.
4	R/W	Reserved. Bit 4 is for internal TI use only. Host software must always write 0 to this bit. CAUTION: Unpredictable behavior can result from setting bit 4 to 1.
3	R/W	CardBus read buffer depth (nonfunctional)
2	R/W	CardBus write buffer depth (nonfunctional)
1	R/W	PCI read buffer depth (nonfunctional)
0	R/W	PCI write buffer depth (nonfunctional)



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

SUCKELL		gister	U			-	-	-	-	-	-	_	-	_	_	
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		-	_	-	-	_	So	cket DM	A registe	er O						
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Socket DMA register 0														
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### socket DMA register 0

Register:Socket DMA register 0Type:Read only, read/write (see individual bit descriptions)Offset:94hDefault:0000 0000hSize:Four bytesDescription:This register provides control over the PC Card DMA signaling. Refer to Table 21 for a complete description of the register contents.

## Table 21. Socket DMA Register 0

BIT	TYPE	FUNCTION
31–2	R	Reserved. Bits 31-2 are read only and return 0s when read. Only write 0s to these bits.
1–0	R/W	DMA enable/DREQ pin. Bits 1–0 indicate which pin on the PC Card interface acts as the DREQ (DMA request) signal during DMA transfers. This field is encoded as: 00 = Socket not configured for DMA (default) 01 = DREQ uses SPKR 10 = DREQ uses IOIS16 11 = DREQ uses INPACK

### socket DMA register 1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		Socket DMA register 1														
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Socket DMA register 1														
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## Register: Socket DMA register 1

Type:Read only, read/write (see individual bit descriptions)Offset:98hDefault:0000 0000hSize:Four bytesDescription:This register provides control over the DMA registers and the PCI portion of DMA transfers.<br/>The DMA base address locates the DMA registers in a 16-byte region within the first 64K bytes<br/>of PCI I/O address space. Note that 32-bit transfers are not supported; the maximum transfer<br/>width possible for a 16-bit PC Card is 16 bits. Refer to Table 22 for a complete description of<br/>the register contents.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

BIT	TYPE	FUNCTION
31–16	R	Reserved. Bits 31–16 are read only and return 0s when read.
15–4	R/W	DMA base address. Locates the socket's DMA registers in PCI I/O space. This field represents a 16-bit PCI I/O address. The upper 16 bits of the address are hardwired to 0 forcing this window to within the lower 64K bytes of I/O address space. The lower four bits are hardwired to 0 and are included in the address decode, forcing the window to a natural 16-byte boundary.
3	R	Nonlegacy extended addressing. This is not supported on the PCI1031 and always returns a 0.
2–1	R/W	Transfer size. Bits 2–1 specify the width of the DMA transfer on the PC Card interface. This field is encoded as: 00 = 8-bit transfer (default) 01 = 16-bit transfer 10 = Reserved 11 = Reserved
0	R/W	Decode enable. Enables the decoding of the DMA base address by the PCI1031. Bit 0 is encoded as: 0 = Disabled (default) 1 = Enabled

### Table 22. Socket DMA Register 1

## **ExCA registers**

The ExCA registers implemented in the PCI1031 are register compatible with the Intel 82365SL-DF PCMCIA controller. The PCI1031 makes the ExCA registers for each socket available by directly mapping them into PCI memory space. They are located through the CardBus socket registers/ExCA registers base address register at offset 800h. Each socket has a separate CardBus socket register/ExCA registers base address register for accessing the ExCA registers (see Figure 10). The ExCA offset is the offset from the PC Card 16-bit I/F legacy-mode base address. This PC Card 16-bit legacy-mode base address is shared by both sockets. The ExCA registers run contiguously from offset 00h–3Fh for socket A and 40h–7Fh for socket B (see Figure 11). Table 23 identifies each ExCA register and its respective ExCA offset and PCI configuration header address.

The ExCA general setup registers (defined in the Intel 82365SL-DF specification) provide status and control information on a variety of 16-bit PC Card functions. These registers are concerned with  $V_{CC}/V_{PP}$  control, PC Card status, memory and I/O window control, and global card status. This set of registers includes those registers at offsets 800h, 801h, 802h, 804h, 806h, 816h, 81Eh, and 840h.


The interrupt registers (defined in the Intel 82365SL-DF specification) in the ExCA register set control such card functions as reset, type, interrupt routing, and interrupt enables. Special attention must be paid to the interrupt routing registers and the host interrupt signaling method selected for the PCI1031. Certain IRQs are available only if the serial interrupt scheme is selected. This scheme is a method by which IRQ information is communicated serially to the host interrupt controller through a common, wired-OR terminal on the PCI1031. If discrete IRQ signaling is selected, only a subset of the possible IRQs are available for interrupt routing. Host software must first select the interrupt signaling method to be used, then route the PC Card interrupt sources to host interrupts. This set of registers includes those registers at ExCA offsets 803h and 805h.

The 16-bit I/O PC Cards are available to the host system via I/O windows. These are regions of host I/O address space into which the card I/O space is mapped. These windows are defined by start, end, and offset addresses programmed in the ExCA registers described in this section. I/O windows have byte granularity.

The 16-bit memory PC Cards are available to the host system via memory windows. These are regions of host memory address space into which the card memory space is mapped. These windows are defined by start, end, and offset addresses programmed in the ExCA registers described in this section. Memory windows have 4K-byte granularity.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997








Figure 11. ExCA PCI I/O Legacy Access Method



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

	PCI MEMORY ADDRESS	ExCA (	OFFSET
REGISTER NAME	OFFSET	CARD A	CARD B
Identification and revision	800	00	40
Interface status	801	01	41
Power control	802	02	42
Interrupt and general control	803	03	43
Card status change	804	04	44
Card status-change interrupt configuration	805	05	45
Address window enable	806	06	46
I/O window control	807	07	47
I/O window 0 start-address low byte	808	08	48
I/O window 0 start-address high byte	809	09	49
I/O window 0 end-address low byte	80A	0A	4A
I/O window 0 end-address high byte	80B	0B	4B
I/O window 1 start-address low byte	80C	0C	4C
I/O window 1 start-address high byte	80D	0D	4D
I/O window 1 end-address low byte	80E	0E	4E
I/O window 1 end-address high byte	80F	0F	4F
Memory window 0 start-address low byte	810	10	50
Memory window 0 start-address high byte	811	11	51
Memory window 0 end-address low byte	812	12	52
Memory window 0 end-address high byte	813	13	53
Memory window 0 offset-address low byte	814	14	54
Memory window 0 offset-address high byte	815	15	55
Card detect and general control	816	16	56
Reserved	817	17	57
Memory window 1 start-address low byte	818	18	58
Memory window 1 start-address high byte	819	19	59
Memory window 1 end-address low byte	81A	1A	5A
Memory window 1 end-address high byte	81B	1B	5B
Memory window 1 offset-address low byte	81C	1C	5C
Memory window 1 offset-address high byte	81D	1D	5D
Global control	81E	1E	5E
Reserved	81F	1F	5F
Memory window 2 start-address low byte	820	20	60
Memory window 2 start-address high byte	821	21	61
Memory window 2 end-address low byte	822	22	62
Memory window 2 end-address high byte	823	23	63
Memory window 2 offset-address low byte	824	24	64
Memory window 2 offset-address high byte	825	25	65
Reserved	826	26	66
Reserved	827	27	67
Memory window 3 start-address low byte	828	28	68
Memory window 3 start-address high byte	829	29	69
Memory window 3 end-address low byte	82A	2A	6A

Table 23. ExCA Registers



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

	PCI MEMORY ADDRESS	ExCA C	OFFSET
REGISTER NAME	OFFSET	CARD A	CARD B
Memory window 3 end-address high byte	82B	2B	6B
Memory window 3 offset-address low byte	82C	2C	6C
Memory window 3 offset-address high byte	82D	2D	6D
Reserved	82E	2E	6E
Reserved	82F	2F	6F
Memory window 4 start-address low byte	830	30	70
Memory window 4 start-address high byte	831	31	71
Memory window 4 end-address low byte	832	32	72
Memory window 4 end-address high byte	833	33	73
Memory window 4 offset-address low byte	834	34	74
Memory window 4 offset-address high byte	835	35	75
I/O window 0 offset-address low byte	836	36	76
I/O window 0 offset-address high byte	837	37	77
I/O window 1 offset-address low byte	838	38	78
I/O window 1 offset-address high byte	839	39	79
Reserved	83A	ЗA	7A
Reserved	83B	3B	7B
Reserved	83C	—	—
Reserved	83D	3D	7D
Reserved	83E	3E	7E
Reserved	83F	3F	7F
Memory window 0 page	840	-	-
Memory window 1 page	841	-	-
Memory window 2 page	842	-	-
Memory window 3 page	843	-	-
Memory window 4 page	844	-	-

## Table 23. ExCA Registers (Continued)



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

	Bit	7	2	1	0				
Default       1       0       0       0       0       1       0       0         Register:       ExCA identification and revision       Type:       Read only, read/write (see individual bit descriptions)       0	Name			E	ExCA identificat	tion and revision	n		-
Register:       ExCA identification and revision         Type:       Read only, read/write (see individual bit descriptions)         Offset:       CardBus socket address + 800h; Card A ExCA offset 00h         Card B ExCA offset 40h         Default:       84h         Description:       This register provides host software with information on 16-bit PC Card support and Inte         82365SL-DF compatibility. Refer to Table 24 for a complete description of the register	Type R R R/W R/W R/W R/W R/W							R/W	R/W
Type:Read only, read/write (see individual bit descriptions)Offset:CardBus socket address + 800h; Card A ExCA offset 00h Card B ExCA offset 40hDefault:84hDescription:This register provides host software with information on 16-bit PC Card support and Inte 82365SL-DF compatibility. Refer to Table 24 for a complete description of the register	Default	1	0	0	0	0	1	0	0
	Type: Offset: Defaul	Read CardE t: 84h ption: This r 82365	Bus socket a register prov 5SL-DF_com	ddress + 80 ides host sc	0h; Card A Card B oftware with	ExCA offset ExCA offset information	40h on 16-bit PC		

## ExCA identification and revision register (index 00h)

This entire register is read only when bit 5 of the system control register is set (see Table 16).

### Table 24. ExCA Identification and Revision Register (Index 00h)

BIT	TYPE	FUNCTION
7–6	R	Interface type. Bits 7–6, which are hardwired as 10b, identify the 16-bit PC Card support provided by the PCI1031. The PCI1031 supports both I/O and memory 16-bit PC Cards.
5–4	R/W	Reserved. Bits 5-4 can be used for Intel 82365SL-DF emulation.
3–0	R/W	Intel 82365SL-DF revision. Bits 3–0 store the Intel 82365SL-DF revision supported by the PCI1031. Host software can read this field to determine compatibility to the Intel 82365SL-DF register set. This field defaults to 0100b upon PCI1031 reset.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

Bit		7	6	5	4	3	2	1	0
Name	ExCA interface status								
Туре		R	R	R	R	R	R	R	R
Default		0	0	Х	Х	Х	Х	Х	Х

Card B ExCA offset 41h

Default: 00XX XXXXb (see Table 25 for detailed default information for bits 5–0; "X" indicates that value of the bit after reset depends on the state of the PC Card interface.)

Description: This register provides information on the current status of the PC Card interface. Refer to Table 25 for a complete description of the register contents.

### Table 25. ExCA Interface Status Register (Index 01h)

BIT	TYPE	FUNCTION
7	R	Reserved. Bit 7 is read only and returns 0 when read.
6	R	Card power. Bit 6 indicates the current power status of the PC Card socket. Bit 6 reflects how the ExCA power control register is programmed. Bit 6 is encoded as: 0 = V <sub>CC</sub> and V <sub>PP</sub> to the socket is turned off (default). 1 = V <sub>CC</sub> and V <sub>PP</sub> to the socket is turned on.
5	R	READY. Bit 5 indicates the current status of the READY signal at the PC Card interface. This signal reports to the PCI1031 that the card is ready for another data transfer. Bit 5 is encoded as: 0 = PC Card is not ready for a data transfer. 1 = PC Card is ready for a data transfer.
4	R	Card write protect. Bit 4 indicates the current status of the WP signal at the PC Card interface. This signal reports to the PCI1031 whether or not the memory card is write protected. Further, write protection for an entire PCI1031 16-bit memory window is available by setting the appropriate bit in the memory window offset high-byte register. Bit 4 is encoded as: 0 = WP signal is 0. PC Card is read/write. 1 = WP signal is 1. PC Card is read only.
3	R	Card detect 2. Bit 3 indicates the current status of the $\overline{CD2}$ signal at the PC Card interface and does not have a default value. Host software can use bit 3 and the card detect 1 (CD1) bit to determine if a PC Card is present in the socket and is fully seated. Bit 3 is encoded as: $0 = \overline{CD2}$ signal is 1. No PC Card is inserted. $1 = \overline{CD2}$ signal is 0. PC Card is inserted.
2	R	Card detect 1. Bit 2 indicates the current status of the CD1 signal at the PC Card interface and does not have a default value. Host software can use bit 2 and the card detect 2 (CD2) bit to determine if a PC Card is present in the socket and is fully seated. Bit 2 is encoded as: 0 = CD1 signal is 1. No PC Card is inserted. 1 = CD1 signal is 0. PC Card is inserted.
1–0	R	Battery voltage detect. Bits 1–0 have meanings that depend on the type of 16-bit PC Card inserted in the socket. When a 16-bit memory card is inserted, the field indicates the status of the battery voltage detect signals (BVD1, BVD2) at the PC Card interface, where bit 1 reflects the BVD1 status and bit 0 reflects the BVD2 status. This field is encoded as: 00 = Battery is dead. 01 = Battery is dead. 10 = Battery is low; warning. 11 = Battery is good. When a 16-bit I/O card is inserted, this field indicates the status of SPKR (bit 1) and STSCHG (bit 0) at the PC Card interface. In this case, bits 1–0 directly reflect the current state of these card outputs.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

### ExCA power control register (index 02h)

-								
Bit	7	6	5	4	3	2	1	0
Name				ExCA pow	ver control			
Туре	R/W	R	R	R/W	R/W	R	R/W	R/W
Default	0	0	0	0	0	0	0	0

#### Register: **ExCA power control**

Type:	Read only, read/write (see individual bit descriptions)
Offset:	CardBus socket address + 802h; Card A ExCA offset 02h
	Card B ExCA offset 42h
Default:	00h

Description: This register provides PC Card power control. Bit 7 of this register controls the 16-bit outputs on the socket interface. Refer to Table 26 for a complete description of the register contents.

### Table 26. ExCA Power Control Register (Index 02h)

BIT	TYPE	FUNCTION
7	R/W	Card outputs enable. Bit 7 controls the state of all 16-bit outputs on the PCI1031. Bit 7 is encoded as: 0 = 16-bit PC Card outputs are disabled (default). 1 = 16-bit PC Card outputs are enabled.
6–5	R	Reserved. Bits 6–5 are read only and return 0s when read.
4–3	R/W	V <sub>CC</sub> . Bits 4–3 are used to request changes to card V <sub>CC</sub> . This field is encoded as: $00 = 0 \lor (default)$ $01 = 0 \lor (reserved)$ $10 = 5 \lor$ $11 = 3 \lor$
2	R	Reserved. Bit 2 is read only and returns 0 when read.
1–0	R/W	Vpp. Bits 1–0 set the Vpp level applied to the socket. Changes to this socket are relayed to the TPS2206 power switch. The PCI1031 ignores this field unless V <sub>CC</sub> to the socket is enabled (i.e., 5 V or 3.3 V). This field is encoded as: 00 = 0 V (default) $01 = V_{CC}$ 10 = 12 V 11 = 0 V (reserved)



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

EXCA Interrupt and general control register (index 03n)								
Bit	7	6	5	4	3	2	1	0
Name		ExCA interrupt and general control						
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0
				-				

## ExCA interrupt and general control register (index 03h)

Register: **ExCA** interrupt and general control

Type: Read/write (see individual bit descriptions)

Offset: CardBus socket address + 803h; Card A ExCA offset 03h

Card B ExCA offset 43h

Default: 00h

Description: This register controls interrupt routing for I/O interrupts, as well as PC Card resets and card types. Refer to Table 27 for a complete description of the register contents.

BIT	TYPE	FUNCTION
7	R/W	Card ring indicate enable. Bit 7 enables the ring indicate function of BVD1/RI. Bit 7 is encoded as: 0 = Ring indicate is disabled (default). 1 = Ring indicate is enabled.
6	R/W	Card reset. Bit 6 controls the PC Card RESET signal and allows host software to force a card reset. Bit 6 is encoded as: 0 = RESET signal is asserted (default). 1 = RESET signal is deasserted.
5	R/W	Card type. Bit 5 indicates the PC Card type. Bit 5 is encoded as: 0 = Memory PC Card is installed (default). 1 = I/O PC Card is installed.
4	R/W	PCI interrupt-CSC routing enable bit. When bit 4 is set high and the PCI interrupt bit in the device control register (see device control register) is enabled, the card status-change interrupts are routed to the PCI interrupt for the socket (INTA or INTB). When low, the card status-change interrupts are routed using bits 7–4 in the ExCA card status-change interrupt configuration register (see <i>ExCA card status-change interrupt configuration register</i> ). To use PCI interrupt-CSC routing, the ISA IRQ signaling method must be enabled (bits 2–1 of the device control register, offset 92h must not be 0). Bit 4 is encoded as: 0 = CSC interrupts routed by ExCA registers (default) 1 = CSC interrupts routed to PCI interrupts
3–0	R/W	Card interrupt select for 16-bit I/O PC Card interrupts. Bits 3–0 select the interrupt routing for I/O PC Card interrupts. This field is encoded as: 0000 = No interrupt routing (default) 0001 = IRQ1 enabled <sup>†</sup> 0010 = SMI enabled <sup>†</sup> 0011 = IRQ3 enabled 0100 = IRQ4 enabled 0101 = IRQ5 enabled 0110 = IRQ6 enabled <sup>†</sup> 0111 = IRQ7 enabled 1000 = IRQ8 enabled <sup>†</sup> 1001 = IRQ9 enabled 1010 = IRQ10 enabled 1011 = IRQ11 enabled 1101 = IRQ12 enabled 1101 = IRQ12 enabled 1101 = IRQ12 enabled 1101 = IRQ12 enabled 1101 = IRQ13 enabled <sup>†</sup>

<sup>†</sup> Valid when the serialized interrupt scheme is selected in the TI extension registers. There is no dedicated pin for these interrupts.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

Bit		7	6	5	4	3	2	1	0			
Name			ExCA card status change									
Туре		R	R	R	R	R	R	R	R			
Default		0	0	0	0	0	0	0	0			
	Registe Type: Offset: Default Descrip	Read Cardl Cardl otion: This r intern host. as 0. indica intern intern Rese based <i>ExCA</i> the E When status	upt configura When the inte When an in ate that the is upt service re upt service re tting the bit is d on the inte <i>global conti</i> xCA card sta the interru	dividual bit of ddress + 80 cts the status tion register errupt source terrupt flag clear terrupt flag clear terrupt flag clear terrupt flag clear terrupt source terrupt s	4h; Card A Card B s of PC Card enables the e is disabled, ce is enable urce is active read this reg s responsible ed by one of ear mode sel When this in register are mode sele set by a rea	ExCA offse ExCA offse I interrupt so se interrupt so the corresp od, the corresp od, the corresp ed, the corre		enerate an ir this register t in this register interrupt to purce of the i this register e of these two obal control select bit is s e respective e bits in the	nterrupt to the always reads ister is set to the host, the interrupt. The r. vo methods is register (see set, the bits in bit locations e ExCA care			

## Table 28. ExCA Card Status-Change Register (Index 04h)

BIT	TYPE	FUNCTION
7–4	R	Reserved. Bits 7–4 are read only and return 0s when read.
3	R	Card detect change. Bit 3 indicates whether a change on the CD1 or CD2 signals occurred at the PC Card interface. Bit 3 is encoded as: 0 = No change detected on either CD1 or CD2 (default) 1 = Detected a change on either CD1 or CD2
2	R	Ready change. When a 16-bit memory card is installed in the socket, bit 2 indicates whether the source of a PCI1031 interrupt was due to a change on the READY signal at the PC Card interface, indicating that a PC Card is now ready to accept new data. Bit 2 is encoded as: 0 = No low-to-high transition detected on READY (default) 1 = Detected a low-to-high transition on READY When a 16-bit I/O card is installed, bit 2 is always 0.
1	R	Battery warning change. When a 16-bit memory card is installed in the socket, bit 1 indicates whether the source of a PCI1031 interrupt was due to a battery low warning condition. Bit 1 is encoded as: 0 = No battery warning condition (default) 1 = Detected a battery warning condition When a 16-bit I/O card is installed, bit 1 is always 0.
0	R	Battery dead or status change. When a 16-bit memory card is installed in the socket, bit 0 indicates whether the source of a PCI1031 interrupt is due to a battery dead condition. Bit 0 is encoded as: 0 = No battery dead condition (default) 1 = Detected a battery dead condition When a 16-bit I/O card is installed, bit 0 indicates whether the source of a PCI1031 interrupt is due to the assertion of the STSCHG signal at the PC Card interface. Bit 0 is encoded as: 0 = <u>STSCHG</u> deasserted (default) 1 = <u>STSCHG</u> asserted Ring indicate. When the PCI1031 is configured for ring indicate operation (see <i>ring indicate</i> ), bit 0 indicates the status of the RI pin.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

Bit	7	6	5	4	3	2	1	0
Name		ExCA card status-change interrupt configuration						
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

## ExCA card status-change interrupt configuration register (index 05h)

Register:	ExCA card status-change interrupt configuration
Type:	Read/write (see individual bit descriptions)
Offset:	CardBus socket address + 805h; Card A ExCA offset 05h

Card B ExCA offset 45h

Default: 00h

Description: This register controls interrupt routing for card status-change interrupts, as well as masking PC Card interrupt sources. Refer to Table 29 for a complete description of the register contents.

BIT	TYPE	FUNCTION
7–4	R/W	Interrupt select for card status change. Bits 7–4 select the interrupt routing for card status-change interrupts. This field is encoded as: 0000 = No interrupt routing (default) 0001 = IRQ1 enabled <sup>†</sup> 0010 = SMI enabled <sup>†</sup> 0011 = IRQ3 enabled 0100 = IRQ4 enabled 0101 = IRQ5 enabled 0101 = IRQ5 enabled 1010 = IRQ6 enabled <sup>†</sup> 1001 = IRQ7 enabled 1001 = IRQ9 enabled 1010 = IRQ10 enabled 1011 = IRQ11 enabled 1011 = IRQ11 enabled 1101 = IRQ12 enabled 1101 = IRQ13 enabled <sup>†</sup>
3	R/W	Card detect enable. Enables interrupts on $\overline{\text{CD1}}$ or $\overline{\text{CD2}}$ changes. Bit 3 is encoded as: 0 = Disables interrupts on changes on the $\overline{\text{CD1}}$ or $\overline{\text{CD2}}$ lines (default) 1 = Enables interrupts on changes on the $\overline{\text{CD1}}$ or $\overline{\text{CD2}}$ lines
2	R/W	Ready enable. Bit 2 enables/disables a low-to-high transition on the PC Card READY signal to generate a host interrupt. This interrupt source is considered a card status change. Bit 2 is encoded as: 0 = Disables host interrupt generation (default) 1 = Enables host interrupt generation
1	R/W	Battery warning enable. Bit 1 enables/disables a battery warning condition to generate a host interrupt. This interrupt source is considered a card status change. Bit 1 is encoded as: 0 = Disables host interrupt generation (default) 1 = Enables host interrupt generation
0	R/W	Battery dead enable. Bit 0 enables/disables a battery dead condition on a memory PC Card or assertion of the STSCHG I/O PC Card signal to generate a host interrupt. This interrupt source is considered a card status change. Bit 0 is encoded as: 0 = Disables host interrupt generation (default) 1 = Enables host interrupt generation

<sup>†</sup> Valid when the serialized interrupt scheme is selected in the TI extension registers. There is no dedicated pin for these interrupts.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### ExCA address window enable register (index 06h)

Bit	7	6	5	4	3	2	1	0
Name	ExCA address window enable							
Туре	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

 Register:
 ExCA address window enable

 Type:
 Read only, read/write (see individual bit descriptions)

 Offset:
 CardBus socket address + 806h; Card A ExCA offset 06h

 Card B ExCA offset 46h
 Card B ExCA offset 46h

 Default:
 00h

 Description:
 This register enables/disables the memory and I/O windows

Description: This register enables/disables the memory and I/O windows to the 16-bit PC Card. By default, all windows to the card are disabled. The PCI1031 does not acknowledge PCI memory or I/O cycles to the card if the corresponding enable bit in this register is 0, regardless of the programming of the memory or I/O window start/end/offset address registers. Refer to Table 30 for a complete description of the register contents.

### Table 30. ExCA Address Window Enable Register (Index 06h)

BIT	TYPE	FUNCTION
7	R/W	I/O window 1 enable. Bit 7 enables/disables I/O window 1 for the PC Card. Bit 7 is encoded as: 0 = I/O window 1 disabled (default) 1 = I/O window 1 enabled
6	R/W	I/O window 0 enable. Bit 6 enables/disables I/O window 0 for the PC Card. Bit 6 is encoded as: 0 = I/O window 0 disabled (default) 1 = I/O window 0 enabled
5	R	Reserved. Bit 5 is read only and returns 0 when read. Writes have no effect.
4	R/W	Memory window 4 enable. Bit 4 enables/disables memory window 4 for the PC Card. Bit 4 is encoded as: 0 = Memory window 4 disabled (default) 1 = Memory window 4 enabled
3	R/W	Memory window 3 enable. Bit 3 enables/disables memory window 3 for the PC Card. Bit 3 is encoded as: 0 = Memory window 3 disabled (default) 1 = Memory window 3 enabled
2	R/W	Memory window 2 enable. Bit 2 enables/disables memory window 2 for the PC Card. Bit 2 is encoded as: 0 = Memory window 2 disabled (default) 1 = Memory window 2 enabled
1	R/W	Memory window 1 enable. Bit 1 enables/disables memory window 1 for the PC Card. Bit 1 is encoded as: 0 = Memory window 1 disabled (default) 1 = Memory window 1 enabled
0	R/W	Memory window 0 enable. Bit 0 enables/disables memory window 0 for the PC Card. Bit 0 is encoded as: 0 = Memory window 0 disabled (default) 1 = Memory window 0 enabled



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

ExCA I/O window control register (index 07h)								
Bit	7	6	5	4	3	2	1	0
Name	ExCA I/O window control							
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0

Register: ExCA I/O window control

Read/write (see individual bit descriptions)

Type: Offset: CardBus socket address + 807h; Card A ExCA offset 07h

Card B ExCA offset 47h

Default: 00h

Description: The ExCA I/O window control register contains parameters related to I/O window sizing and cycle timing. Refer to Table 31 for a complete description of the register contents.

BIT	TYPE	FUNCTION
7	R/W	<ul> <li>I/O window 1 wait state. Bit 7 controls the I/O window 1 wait state for 16-bit I/O accesses. Bit 7 has no effect on 8-bit accesses. This wait-state timing emulates the ISA wait state used by the Intel 82365SL-DF. Bit 7 is encoded as:</li> <li>0 = 16-bit cycles have standard length (default).</li> <li>1 = 16-bit cycles are extended by one equivalent ISA wait state.</li> </ul>
6	R/W	<ul> <li>I/O window 1 zero wait state. Bit 6 controls the I/O window 1 wait state for 8-bit I/O accesses. Bit 6 has no effect on 16-bit accesses. This wait-state timing emulates the ISA wait state used by the Intel 82365SL-DF. Bit 6 is encoded as:</li> <li>0 = 8-bit cycles have standard length (default).</li> <li>1 = 8-bit cycles are reduced to equivalent of three ISA cycles.</li> </ul>
5	R/W	<ul> <li>I/O window 1 IOIS16 source. Bit 5 controls the I/O window 1 automatic data sizing feature that uses the IOIS16 signal from the PC Card to determine the data width of the I/O data transfer. Bit 5 is encoded as:</li> <li>0 = Window data width is determined by I/O window 1 data sizing bit, bit 4 (default).</li> <li>1 = Window data width is determined by IOIS16.</li> </ul>
4	R/W	<ul> <li>I/O window 1 data size. Bit 4 controls the I/O window 1 data size. Bit 4 is ignored if the I/O window 1 IOIS16 source bit (bit 5) is set. Bit 4 is encoded as:</li> <li>0 = Window data width is 8 bits (default).</li> <li>1 = Window data width is 16 bits.</li> </ul>
3	R/W	<ul> <li>I/O window 0 wait state. Bit 3 controls the I/O window 0 wait state for 16-bit I/O accesses. Bit 3 has no effect on 8-bit accesses. This wait-state timing emulates the ISA wait state used by the Intel 82365SL-DF. Bit 3 is encoded as:</li> <li>0 = 16-bit cycles have standard length (default).</li> <li>1 = 16-bit cycles are extended by one equivalent ISA wait state.</li> </ul>
2	R/W	<ul> <li>I/O window 0 zero wait state. Bit 2 controls the I/O window 0 wait state for 8-bit I/O accesses. Bit 2 has no effect on 16-bit accesses. This wait-state timing emulates the ISA wait state used by the Intel 82365SL-DF. Bit 2 is encoded as:</li> <li>0 = 8-bit cycles have standard length (default).</li> <li>1 = 8-bit cycles are reduced to equivalent of three ISA cycles.</li> </ul>
1	R/W	<ul> <li>I/O window 0 IOIS16 source. Bit 1 controls the I/O window 0 automatic data-sizing feature that uses the IOIS16 signal from the PC Card to determine the data width of the I/O data transfer. Bit 1 is encoded as:</li> <li>0 = Window data width is determined by I/O window 0 data-sizing bit, bit 0 (default).</li> <li>1 = Window data width is determined by IOIS16.</li> </ul>
0	R/W	<ul> <li>I/O window 0 data size. Bit 0 controls the I/O window 0 data size. Bit 0 is ignored if the I/O window 0 IOIS16 source bit (bit 1) is set. Bit 0 is encoded as:</li> <li>0 = Window data width is 8 bits (default).</li> <li>1 = Window data width is 16 bits.</li> </ul>



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

### ExCA I/O window 0 and 1 start-address low-byte register (index 08h, 0Ch)

Register:	ExCA I/O window 0 start-address low byte
Offset:	CardBus socket address + 808h; Card A ExCA offset 08h
	Card B ExCA offset 48h
Register:	ExCA I/O window 1 start-address low byte
Offset:	CardBus socket address + 80Ch; Card A ExCA offset 0Ch
	Card B ExCA offset 4Ch
Туре:	Read/write
Default:	00h
Size:	One byte
Description:	These registers contain the low byte of the 16-bit I/O window start address for I/O windows 0 and 1. The eight bits of these registers correspond to the lower eight bits of the start address.

## ExCA I/O window 0 and 1 start-address high-byte register (index 09h, 0Dh)

Register:	ExCA I/O window 0 start-address high byte
Offset:	CardBus socket address + 809h; Card A ExCA offset 09h
	Card B ExCA offset 49h
Register:	ExCA I/O window 1 start-address high byte
Offset:	CardBus socket address + 80Dh; Card A ExCA offset 0Dh
	Card B ExCA offset 4Dh
Type:	Read/write
Default:	00h
Size:	One byte
Description:	These registers contain the high byte of the 16-bit I/O window start address for I/O windows 0 and 1. The eight bits of these registers correspond to the upper eight bits of the start address.

## ExCA I/O window 0 and 1 end-address low-byte register (index 0Ah, 0Eh)

Register:	ExCA I/O window 0 end-address low byte
Offset:	CardBus socket address + 80Ah; Card A ExCA offset 0Ah
	Card B ExCA offset 4Ah
Register:	ExCA I/O window 1 end-address low byte
Offset:	CardBus socket address + 80Eh; Card A ExCA offset 0Eh
	Card B ExCA offset 4Eh
Type:	Read/write
Default:	00h
Size:	One byte
Description:	These registers contain the low byte of the 16-bit I/O window end address for I/O windows 0 and 1. The eight bits of these registers correspond to the lower eight bits of the end address.

## ExCA I/O window 0 and 1 end-address high-byte register (index 0Bh, 0Fh)

Register:	ExCA I/O window 0 end-address high byte
Offset:	CardBus socket address + 80Bh; Card A ExCA offset 0Bh
	Card B ExCA offset 4Bh
Register:	ExCA I/O window 1 end-address high byte
Offset:	CardBus socket address + 80Fh; Card A ExCA offset 0Fh
	Card B ExCA offset 4Fh
Type:	Read/write
Default:	00h
Size:	One byte
Description:	These registers contain the high byte of the 16-bit I/O window end address for I/O windows 0 and 1. The eight bits of these registers correspond to the upper eight bits of the end address.



## ExCA memory window 0-4 start-address low-byte register (index 10h, 18h, 20h, 28h, 30h)

Register:	ExCA memory window 0 start-address low byte
Offset:	CardBus socket address + 810h; Card A ExCA offset 10h
	Card B ExCA offset 50h
Register:	ExCA memory window 1 start-address low byte
Offset:	CardBus socket address + 818h; Card A ExCA offset 18h
	Card B ExCA offset 58h
Register:	ExCA memory window 2 start-address low byte
Offset:	CardBus socket address + 820h; Card A ExCA offset 20h
	Card B ExCA offset 60h
Register:	ExCA memory window 3 start-address low byte
Offset:	CardBus socket address + 828h; Card A ExCA offset 28h
	Card B ExCA offset 68h
Register:	ExCA memory window 4 start-address low byte
Offset:	CardBus socket address + 830h; Card A ExCA offset 30h
	Card B ExCA offset 70h
Type:	Read/write
Default:	00h
Size:	One byte
Description:	These registers contain the low byte of the memory window start address for memory windows 0, 1, 2, 3, and 4. The eight bits of these registers correspond to bits A19–A12 of the start address.

### ExCA memory window 0-4 start-address high-byte register (index 11h, 19h, 21h, 29h, 31h)

Register:	ExCA memory window 0 start-address high byte
Offset:	CardBus socket address + 811h; Card A ExCA offset 11h
	Card B ExCA offset 51h
Register:	ExCA memory window 1 start-address high byte
Offset:	CardBus socket address + 819h; Card A ExCA offset 19h
	Card B ExCA offset 59h
Register:	ExCA memory window 2 start-address high byte
Offset:	CardBus socket address + 821h; Card A ExCA offset 21h
	Card B ExCA offset 61h
Register:	ExCA memory window 3 start-address high byte
Offset:	CardBus socket address + 829h; Card A ExCA offset 29h
	Card B ExCA offset 69h
Register:	ExCA memory window 4 start-address high byte
Offset:	CardBus socket address + 831h; Card A ExCA offset 31h
	Card B ExCA offset 71h
Type:	Read/write (see individual bit descriptions)
Default:	00h
Size:	One byte
Description:	These registers contain the high byte of the memory window start address for memory windows 0, 1, 2, 3, and 4. In addition, the memory window data width and wait states are set in this register. Refer to Table 32 for a complete description of the register contents.
Size:	One byte These registers contain the high byte of the memory window start address for memory windows 0, 1, 2, 3, and 4. In addition, the memory window data width and wait states are set in



### Table 32. ExCA Memory Window Start-Address High-Byte Register (Index 11h, 19h, 21h, 29h, 31h)

BIT	TYPE	FUNCTION
7	R/W	Data size. Bit 7 controls the memory window data width. Bit 7 is encoded as: 0 = Window data width is 8 bits (default). 1 = Window data width is 16 bits.
6	R/W	Zero wait state. Bit 6 controls the memory window wait state for 8- and 16-bit accesses. This wait-state timing emulates the ISA wait state used by the Intel 82365SL-DF. Bit 6 is encoded as: 0 = 8- and 16-bit cycles have standard length (default). 1 = 8-bit cycles are reduced to equivalent of three ISA cycles. 16-bit cycles are reduced to equivalent of two ISA cycles.
5–4	R/W	Scratch pad bits. Bits 5-4 are read/write and have no effect on memory window operation.
3–0	R/W	Start-address high-byte. Bits 3–0 represent the upper address bits A23–A20 of the memory window start address.

## ExCA memory window 0-4 end-address low-byte register (index 12h, 1Ah, 22h, 2Ah, 32h)

Register:	ExCA memory window 0 end-address low byte
Offset:	CardBus socket address + 812h; Card A ExCA offset 12h
	Card B ExCA offset 52h
Register:	ExCA memory window 1 end-address low byte
Offset:	CardBus socket address + 81Ah; Card A ExCA offset 1Ah
	Card B ExCA offset 5Ah
Register:	ExCA memory window 2 end-address low byte
Offset:	CardBus socket address + 822h; Card A ExCA offset 22h
	Card B ExCA offset 62h
Register:	ExCA memory window 3 end-address low byte
Offset:	CardBus socket address + 82Ah; Card A ExCA offset 2Ah
	Card B ExCA offset 6Ah
Register:	ExCA memory window 4 end-address low byte
Offset:	CardBus socket address + 832h; Card A ExCA offset 32h
	Card B ExCA offset 72h
Type:	Read/write
Default:	00h
Size:	One byte
Description:	These registers contain the low byte of the memory window end address for memory windows
·	0, 1, 2, 3, and 4. The eight bits of these registers correspond to bits A19–A12 of the end address.



## ExCA memory window 0-4 end-address high-byte register (index 13h, 1Bh, 23h, 2Bh, 33h)

Register:	ExCA memory window 0 end-address high byte
Offset:	CardBus socket address + 813h; Card A ExCA offset 13h
	Card B ExCA offset 53h
Register:	ExCA memory window 1 end-address high byte
Offset:	CardBus socket address + 81Bh; Card A ExCA offset 1Bh
	Card B ExCA offset 5Bh
Register:	ExCA memory window 2 end-address high byte
Offset:	CardBus socket address + 823h; Card A ExCA offset 23h
	Card B ExCA offset 63h
Register:	ExCA memory window 3 end-address high byte
Offset:	CardBus socket address + 82Bh; Card A ExCA offset 2Bh
	Card B ExCA offset 6Bh
Register:	ExCA memory window 4 end-address high byte
Offset:	CardBus socket address + 833h; Card A ExCA offset 33h
	Card B ExCA offset 73h
Type:	Read only, read/write (see individual bit descriptions)
Default:	00h
Size:	One byte
Description:	These registers contain the high byte of the memory window end address for memory windows 0, 1, 2, 3, and 4. In addition, the memory window wait states are set in this register. Refer to Table 33 for a complete description of the register contents.

## Table 33. ExCA Memory Window End-Address High-Byte Register (Index 13h, 1Bh, 23h, 2Bh, 33h)

BIT	TYPE	FUNCTION
7–6	R/W	Wait state. Bits 7–6 specify the number of equivalent ISA wait states to be added to 16-bit memory accesses. The number of wait states added is equal to the binary value of these two bits.
5–4	R	Reserved. Bits 5–4 are read only and return 0s when read. Writes have no effect.
3–0	R/W	End-address high-byte. Bits 3–0 represent the upper address bits A23–A20 of the memory window end address.



#### ExCA memory window 0-4 offset-address low-byte register (index 14h, 1Ch, 24h, 2Ch, 34h)

Register:	ExCA memory window 0 offset-address low byte
Offset:	CardBus socket address + 814h; Card A ExCA offset 14h
	Card B ExCA offset 54h
Register:	ExCA memory window 1 offset-address low byte
Offset:	CardBus socket address + 81Ch; Card A ExCA offset 1Ch
	Card B ExCA offset 5Ch
Register:	ExCA memory window 2 offset-address low byte
Offset:	CardBus socket address + 824h; Card A ExCA offset 24h
	Card B ExCA offset 64h
Register:	ExCA memory window 3 offset-address low byte
Offset:	CardBus socket address + 82Ch; Card A ExCA offset 2Ch
	Card B ExCA offset 6Ch
Register:	ExCA memory window 4 offset-address low byte
Offset:	CardBus socket address + 834h; Card A ExCA offset 34h
	Card B ExCA offset 74h
Type:	Read/write
Default:	00h
Size:	One byte
Description:	These registers contain the low byte of the memory window offset address for memory windows 0, 1, 2, 3, and 4. The eight bits of these registers correspond to bits A19–A12 of the

offset address.

## ExCA memory window 0-4 offset-address high-byte register (index 15h, 1Dh, 25h, 2Dh, 35h)

Register:	ExCA memory window 0 offset-address high byte
Offset:	CardBus socket address + 815h; Card A ExCA offset 15h
	Card B ExCA offset 55h
Register:	ExCA memory window 1 offset-address high byte
Offset:	CardBus socket address + 81Dh; Card A ExCA offset 1Dh
	Card B ExCA offset 5Dh
Register:	ExCA memory window 2 offset-address high byte
Offset:	CardBus socket address + 825h; Card A ExCA offset 25h
	Card B ExCA offset 65h
Register:	ExCA memory window 3 offset-address high byte
Offset:	CardBus socket address + 82Dh; Card A ExCA offset 2Dh
	Card B ExCA offset 6Dh
Register:	ExCA memory window 4 offset-address high byte
Offset:	CardBus socket address + 835h; Card A ExCA offset 35h
	Card B ExCA offset 75h
Type:	Read only, read/write (see individual bit descriptions)
Default:	00h
Size:	One byte
Description:	These registers contain the high byte of the memory window offset address for memory windows 0, 1, 2, 3, and 4. In addition, the memory window write protection and common/attribute memory configurations are set in this register. Refer to Table 34 for a complete description of the register contents.



## Table 34. ExCA Memory Window Offset-Address High-Byte Register (Index 15h, 1Dh, 25h, 2Dh, 35h)

BIT	TYPE	FUNCTION
7	R/W	<ul> <li>Write protect. Bit 7 specifies whether write operations to this memory window are enabled. Bit 7 is encoded as:</li> <li>0 = Write operations are allowed (default).</li> <li>1 = Write operations are not allowed.</li> </ul>
6	R/W	<ul> <li>REG. Bit 6 specifies whether this memory window is mapped to card attribute or common memory. Bit 6 is encoded as:</li> <li>0 = Memory window is mapped to common memory (default).</li> <li>1 = Memory window is mapped to attribute memory.</li> </ul>
5–0	R/W	Offset-address high-byte. Bits 5–0 represent the upper address bits A25–A20 of the memory window offset address.

## ExCA I/O window 0-1 offset-address low-byte register (index 36h, 38h)

Register:	ExCA I/O window 0 offset-address low byte	
Offset:	CardBus socket address + 836h; Card A ExCA offset 36h	
	Card B ExCA offset 76h	
Register:	ExCA I/O window 1 offset-address low byte	
Offset:	CardBus socket address + 838h; Card A ExCA offset 38h	
	Card B ExCA offset 78h	
Туре:	Read/write	
Default:	00h	
Size:	One byte	
Description:	These registers contain the low byte of the I/O window offset address for I/O windows 0 and 1	
	Bit 0 is always 0.	
	-	

## ExCA I/O window 0-1 offset-address high-byte register (index 37h, 39h)

Register:	ExCA I/O window 0 offset-address high byte
Offset:	CardBus socket address + 837h; Card A ExCA offset 37h
	Card B ExCA offset 77h
Register:	ExCA I/O window 1 offset-address high byte
Offset:	CardBus socket address + 839h; Card A ExCA offset 39h
	Card B ExCA offset 79h
Туре:	Read/write
Default:	00h
Size:	One byte
Description:	These registers contain the high byte of the ExCA I/O window offset address for ExCA I/O windows 0 and 1.



SCPS008B – FEBRUARY 1996 – REVISED DECEMBER 1997

### ExCA card detect and general control register (index 16h, 56h)

Bit	7	6	5	4	3	2	1	0
Name	ExCA card detect and general control							
Туре	R	R	W	R/W	R	R	R/W	R
Default	Х	Х	0	0	0	0	0	0

Register:	ExCA card detect and general control			
Туре:	Read only, write only, read/write (see individual bit descriptions)			
Offset:	CardBus socket address + 816h; Card A ExCA offset 16h			
	Card B ExCA offset 56h			
Default:	XX00 0000b			
Description:	This register controls how the ExCA registers for the socket respond to card removal, as well as reporting the status of the $\overline{VS1}$ and $\overline{VS2}$ signals at the PC Card interface. Refer to Table 35			

for a complete description of the register contents.

## Table 35. ExCA Card Detect and General Control Register (Index 16h, 56h)

BIT	TYPE	FUNCTION
7	R	VS2. Bit 7 reports the current state of the VS2 signal at the PC Card interface and does not have a default value. Bit 7 is encoded as: $0 = VS2$ is low. $1 = VS2$ is high.
6	R	VS1. Bit 6 reports the current state of the VS1 signal at the PC Card interface and does not have a default value. Bit 6 is encoded as: $0 = VS1$ is low. $1 = VS1$ is high.
5	W	Software card detect interrupt. If the card detect enable bit in the ExCA card status-change interrupt configuration register (see <i>ExCA card status-change interrupt configuration register</i> ) is set, writing a 1 to bit 5 causes a card detect card status change interrupt for the associated card socket. If the card detect enable bit is cleared to 0 in the card status-change interrupt configuration register, writing a 1 to the software card detect interrupt bit has no effect. Bit 5 is write only. A read operation of this bit always returns 0. Bit 5 is encoded as: 0 = Software card detect interrupt disabled (default) 1 = Software card detect interrupt enabled
4	R/W	Card detect resume enable. If bit 4 is set to 1 and a card detect change has been detected on the CD1 and CD2 inputs, RI_OUT output goes from high to low. The RI_OUT remains low until the card status-change bit in the ExCA card status-change register (see <i>ExCA card status-change register</i> ) is cleared. If bit 4 is a 0, the card detect resume functionality is disabled. Bit 4 is encoded as: 0 = Card detect resume disabled (default) 1 = Card detect resume enabled
3–2	R	Reserved. Bits 3–2 are read only and return 0s when read.
1	R/W	Register configuration upon card removal. Bit 1 determines how the ExCA registers for the socket react to a card removal event. Bit 1 is encoded as: 0 = No change to ExCA registers upon card removal (default) 1 = Reset ExCA registers upon card removal
0	R	Reserved. Bit 0 is read only and returns 0 when read.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

ExCA global control register (index 1Eh)									
Bit	7 6 5 4 3 2 1 0							0	
Name	ExCA global control								
Туре	R	R	R	R/W	R/W	R/W	R/W	R/W	
Default	0	0	0	0	0	0	0	0	

Register: ExCA global control

Type:Read only, read/write (see individual bit descriptions)Offset:CardBus socket address + 81Eh; Card A ExCA offset 1Eh<br/>Card B ExCA offset 5Eh

Default: 00h Description: This register controls both PC Card sockets and is not duplicated for each socket. The host interrupt mode bits in this register (retained for Intel 82365SL-DF compatibility) must also agree with the interrupt mode registers found in the TI extension registers. Host software is responsible for maintaining coherence between these registers. Refer to Table 36 for a complete description of the register contents.

### Table 36. ExCA Global Control Register (Index 1Eh)

BIT	TYPE	FUNCTION
7–5	R	Reserved. Bits 7–5 are read only and return 0s when read.
4	R/W	Level/edge interrupt mode select – Card B. Bit 4 selects the signaling mode for the PCI1031 host interrupt for Card B interrupts. Bit 4 is encoded as: 0 = Host interrupt is in edge mode (default). 1 = Host interrupt is in level mode.
3	R/W	Level/edge interrupt mode select – Card A. Bit 3 selects the signaling mode for the PCI1031 host interrupt for Card A interrupts. Bit 3 is encoded as: 0 = Host interrupt is in edge mode (default). 1 = Host interrupt is in level mode.
2	R/W	Interrupt flag clear mode select. Bit 2 selects explicit writeback of card status-change interrupt acknowledges. Bit 2 is encoded as: 0 = Card status-change interrupt flags are cleared by a read of the ExCA card status-change register (default). 1 = Card status-change interrupt flags are cleared by an explicit writeback of 1 to the card status-change register.
1	R/W	Card status-change level/edge mode select. Bit 1 selects the signaling mode for the PCI1031 host interrupt for card status changes. Bit 1 is encoded as: 0 = Host interrupt is in edge mode (default). 1 = Host interrupt is in level mode.
0	R/W	PWRDWN mode select. When bit 0 is set to 1, the PCI1031 is in power-down mode. In power-down mode, the PCI1031 outputs are driven to the high-impedance state until an active cycle is executed on the card interface. Following an active cycle, the outputs are again placed in a high-impedance state. The PCI1031 still receives DMA requests, functional interrupts and/or card status-change interrupts; however, an actual card access is required to wake up the interface. Bit 0 is encoded as: 0 = Power-down mode is disabled (default). 1 = Power-down mode is enabled.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### ExCA memory window 0 page register

Bit	7 6		5	4 3		2	1	0		
Name		ExCA memory window 0 page								
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Default	0	0	0	0	0	0	0	0		

Register:ExCA memory window 0 pageType:Read/writeOffset:CardBus socket address + 840hDefault:00hDescription:The upper eight bits (upper byte) of

Description: The upper eight bits (upper byte) of a PCI memory address are compared to the contents of this register when decoding addresses for 16-bit memory windows 0. By programming this register to a value other than zero, host software can locate 16-bit memory windows in any one of 256 16M-byte regions in the 4G-byte PCI address space. The default register values (00h) locate 16-bit memory windows in the first 16M bytes of address space.

#### ExCA memory window 1 page register

Bit	7 6		5	4	4 3		1	0	
Name	ExCA memory window 1 page								
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Default	0	0	0	0	0	0	0	0	

Register:	ExCA memory window 1 page
Type:	Read/write
Offset:	CardBus socket address + 841h
Default:	00h
Description:	The upper eight bits (upper byte) of a
	register when decoding addresses f
	to a value other than zero, host soft

iption: The upper eight bits (upper byte) of a PCI memory address are compared to the contents of this register when decoding addresses for 16-bit memory windows 1. By programming this register to a value other than zero, host software can locate 16-bit memory windows in any one of 256 16M-byte regions in the 4G-byte PCI address space. The default register values (00h) locate 16-bit memory windows in the first 16M bytes of address space.

### ExCA memory window 2 page register

Bit	7 6		5	4 3		2	1	0	
Name	ExCA memory window 2 page								
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Default	0	0	0	0	0	0	0	0	

Register: ExCA memory window 2 page

Type: Read/write

Offset: CardBus socket address + 842h

Default: 00h

Description: The upper eight bits (upper byte) of a PCI memory address are compared to the contents of this register when decoding addresses for 16-bit memory windows 2. By programming this register to a value other than zero, host software can locate 16-bit memory windows in any one of 256 16M-byte regions in the 4G-byte PCI address space. The default register values (00h) locate 16-bit memory windows in the first 16M bytes of address space.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

Bit	7	7 6 5 4 3 2 1 0								
Name		ExCA memory window 3 page								
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Default	0	0	0	0	0	0	0	0		

Register:ExCA memory window 3 pageType:Read/writeOffset:CardBus socket address + 843hDefault:00h

Description: The upper eight bits (upper byte) of a PCI memory address are compared to the contents of this register when decoding addresses for 16-bit memory windows 3. By programming this register to a value other than zero, host software can locate 16-bit memory windows in any one of 256 16M-byte regions in the 4G-byte PCI address space. The default register values (00h) locate 16-bit memory windows in the first 16M bytes of address space.

#### ExCA memory window 4 page register

ExCA memory window 3 page register

Bit	7 6		5	4 3		2	1	0	
Name	ExCA memory window 4 page								
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Default	0	0	0	0	0	0	0	0	

Register:	ExCA memory window 4 page
Type:	Read/write
Offset:	CardBus socket address + 844h
Default:	00h
Description:	The upper eight bits (upper byte) of
	register when decoding addresses
	to a value other than zero host soft

cription: The upper eight bits (upper byte) of a PCI memory address are compared to the contents of this register when decoding addresses for 16-bit memory windows 4. By programming this register to a value other than zero, host software can locate 16-bit memory windows in any one of 256 16M-byte regions in the 4G-byte PCI address space. The default register values (00h) locate 16-bit memory windows in the first 16M bytes of address space.

### CardBus socket registers

The PCMCIA CardBus specification requires a CardBus socket controller to provide five 32-bit registers that report and control the socket-specific functions. The PCI1031 provides the CardBus socket base address register (see *CardBus socket registers/ExCA registers base address register*) to locate these CardBus socket registers in PCI memory address space. Each socket has a separate CardBus socket register/ExCA registers base address register for accessing the CardBus socket registers (see Figure 12). This base address register is located at offset 10h in the PCI1031 configuration space. Table 37 illustrates the location of the socket register that provides control and status information related to power management. This register is described in detail in *test register*.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

REGISTER NAME	OFFSET
Socket event	00h
Socket mask	04h
Socket present state	08h
Socket force event	0Ch
Socket control	10h
Reserved	14–1Fh
Test (unused)	20h






Figure 12. CardBus Socket/ExCA PCI Memory Access Method



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

SUCKEL E	VCIILI	cyisic	•													
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		Socket event														
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		_	_	_	_		_	Socke	t event				_			-
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### socket event register

#### Register: Socket event

Type: Read only, read/write (see individual bit descriptions)

Offset: CardBus socket address + 00h

Default: 0000 0000h

Size: Four bytes

Description: The socket event register indicates a change in socket status has occurred. These bits do not indicate what the change is, only that one has occurred. Software must read the socket present state register for current status. Each bit in this register can be cleared by writing a 1 to that bit. These bits can be set to a 1 by software through writing a 1 to the corresponding bit in the socket force event register. All bits in this register are cleared by PCI reset. If, when coming out of PC Card reset, the bridge finds the status unchanged (i.e., CSTSCHG reasserted or card detect is still true), they can be set again. Software needs to clear this register before enabling interrupts. If it is not cleared when interrupts are enabled, an interrupt is generated based on any bit set but not masked. Refer to Table 38 for a complete description of the register contents.

### Table 38. Socket Event Register

BIT	TYPE	FUNCTION
31–4	R	Reserved. Bits 31–4 are read only and return 0s when read.
3	R/W	PowerCycle. Bit 3 is set when the PCI1031 detects that the PowerCycle bit in the present state register has changed. Bit 3 is reset by writing a 1.
2	R/W	CCD2. Bit 2 is set whenever the CCD2 field in the socket's socket-present state register changes state. Bit 2 is reset by writing a 1.
1	R/W	CCD1. Bit 1 is set whenever the CCD1 field in the socket's socket-present state register changes state. Bit 1 is reset by writing a 1.
0	R/W	CSTSCHG. Bit 0 is set whenever the CSTSCHG field in the socket's socket-present state register changes state. For CardBus cards, bit 0 is set on the rising edge of the CSTSCHG signal. For 16-bit PC Cards, bit 0 is set on both transitions of the CSTSCHG signal. Bit 0 is reset by writing a 1.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### socket mask register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		Socket mask														
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								Socke	t mask							
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Register: Type:	Socket mask Read only, read/write (see individual bit descriptions)
Offset:	CardBus socket address + 04h
Default:	0000 0000h
Size:	Four bytes
Description:	This register allows host software to control the CardBus card events that generate a status change interrupt. The state of the mask bits does not prevent the analogous bits from reacting in the socket event register. Refer to Table 39 for a complete description of the register contents.

#### Table 39. Socket Mask Register

BIT	TYPE	FUNCTION
31–4	R	Reserved. Bits 31-4 are read only and return 0s when read.
3	R/W	PowerCycle. Bit 3 masks the PowerCycle bit in the socket's socket-event register from causing a status change interrupt. Bit 3 is set by writing a 1. Bit 3 is encoded as: 0 = PowerCycle event does not cause a status-change interrupt (default). 1 = PowerCycle event causes a status-change interrupt.
2–1	R/W	CardDetect. When reset (00b), bits 2–1 mask the CCD1 and CCD2 bits in the socket's socket-event register from causing a status-change interrupt. Bits 2–1 are set by writing an 11. This field is encoded as: 00 = Card insertion/removal events do not cause a status-change interrupt (default). 01 = Undefined condition 10 = Undefined condition 11 = Card insertion/removal events cause a status-change interrupt.
0	R/W	CSTSCHG. When reset, bit 0 masks the CSTSCHG from the CardBus PC Card from causing a status-change interrupt. Bit 0 is set by writing a 1. Bit 0 is encoded as: 0 = CSTSCHG event does not cause a status-change interrupt (default). 1 = CSTSCHG event causes a status-change interrupt.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

o o o not p																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		Socket present state														
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							Sc	ocket pre	esent sta	te						
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0

#### socket present state register

Register:	Socket present state
Туре:	Read only (see individual bit descriptions)
Offset:	CardBus socket address + 08h
Default:	3000 0006h
Size:	Four bytes
Description:	This register reports information about the so
-	register are reflected here. Information ab
	overridden by the socket force event register),

escription: This register reports information about the socket interface. Writes to the socket force event register are reflected here. Information about supported V<sub>CC</sub>s are hardwired (unless overridden by the socket force event register), while information about PC Card V<sub>CC</sub> support is dynamic and updated at each insertion. The PCI1031 uses CCD1 and CCD2 during card identification, and changes on these signals during this operation are not reflected in this register. Refer to Table 40 for a complete description of the register contents.

### Table 40. Socket Present State Register

BIT	TYPE	FUNCTION
31	R	YVsocket. Bit 31 indicates whether or not the socket can supply $V_{CC} = Y.Y V$ to PC Cards. The PCI1031 does not support Y.Y V $V_{CC}$ ; therefore, bit 31 is always reset unless overridden by the socket force event register. Bit 31 is hardwired to 0.
30	R	XVsocket. Bit 30 indicates whether or not the socket can supply $V_{CC} = X.X V$ to PC Cards. The PCI1031 does not support X.X V $V_{CC}$ ; therefore, bit 30 is always reset unless overridden by the socket force event register. Bit 30 is hardwired to 0.
29	R	3Vsocket. Bit 29 indicates whether or not the socket can supply V <sub>CC</sub> = 3.3 V to PC Cards. The PCI1031 supports 3.3-V V <sub>CC</sub> ; therefore, bit 29 is always set unless overridden by the device control register. Bit 29 is encoded as: 0 = Socket cannot supply V <sub>CC</sub> = 3.3 V. 1 = Socket can supply V <sub>CC</sub> = 3.3 V (default).
28	R	5Vsocket. Bit 28 indicates whether or not the socket can supply $V_{CC} = 5.0$ V to PC Cards. The PCI1031 supports 5.0-V $V_{CC}$ ; therefore, bit 28 is always set unless overridden by the device control register. Bit 28 is encoded as: 0 = Socket cannot supply $V_{CC} = 5.0$ V. 1 = Socket can supply $V_{CC} = 5.0$ V (default).
27–14	R	Reserved. Bits 27–14 are read only and return 0s when read. Writes have no effect.
13	R	YVCard. Bit 13 indicates whether or not the PC Card currently inserted in the socket supports $V_{CC}$ = Y.Y V. Bit 13 is encoded as: 0 = PC Card does not function at $V_{CC}$ = Y.Y V (default). 1 = PC Card functions at $V_{CC}$ = Y.Y V.
12	R	XVCard. Bit 12 indicates whether or not the PC Card currently inserted in the socket supports $V_{CC} = X.X V$ . Bit 12 is encoded as: $0 = PC$ Card does not function at $V_{CC} = X.X V$ (default). $1 = PC$ Card functions at $V_{CC} = X.X V$ .
11	R	$ \begin{array}{l} 3 \text{VCard. Bit 11 indicates whether or not the PC Card currently inserted in the socket supports V_{CC} = 3.3 \text{ V. Bit 11 is encoded} \\ as: \\ 0 = \text{PC Card does not function at V}_{CC} = 3.3 \text{ V} \text{ (default).} \\ 1 = \text{PC Card functions at V}_{CC} = 3.3 \text{ V.} \end{array} $



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

### Table 40. Socket Present State Register (Continued)

BIT	TYPE	FUNCTION
10	R	5VCard. Bit 10 indicates whether or not the PC Card currently inserted in the socket supports $V_{CC} = 5.0 \text{ V}$ . Bit 10 is encoded as: 0 = PC Card does not function at $V_{CC} = 5.0 \text{ V}$ (default). 1 = PC Card functions at $V_{CC} = 5.0 \text{ V}$ .
9	R	BadV <sub>CC</sub> Req. Bit 9 indicates that host software has requested that the socket be powered at an invalid voltage. Bit 9 is encoded as: 0 = Normal operation (default) 1 = Invalid V <sub>CC</sub> requested by host software
8	R	DataLost. Bit 8 indicates that a PC Card removal event may have caused lost data because the cycle did not terminate properly or write because data still resides in the PCI1031. Bit 8 is encoded as: 0 = Normal operation (default) 1 = Potential data loss due to card removal
7	R	NotACard. Bit 7 indicates that an unrecognizable PC Card has been inserted in the socket. Bit 7 is not updated until a valid PC Card is inserted in the socket. Bit 7 is encoded as: 0 = Normal operation (default) 1 = Unrecognizable PC Card detected
6	R	READY(IREQ). Bit 6 indicates the current status of the READY(IREQ) signal at the PC Card interface. Bit 6 is encoded as: 0 = READY(IREQ) is low (default). 1 = READY(IREQ) is high. The READY signal applies to 16-bit memory PC Cards. IREQ applies to 16-bit I/O PC Cards only.
5	R	CBcard. Bit 5 indicates that a CardBus PC Card is inserted in the socket. Bit 5 is not updated until a subsequent removal and insertion event. Bit 5 is encoded as: 0 = CardBus PC Card not detected (default) 1 = CardBus PC Card detected
4	R	16-bit card. Bit 4 indicates that a 16-bit PC Card is inserted in the socket. Bit 4 is not updated until a subsequent removal and insertion event. Bit 4 is encoded as: 0 = 16-bit PC Card not detected (default) 1 = 16-bit PC Card detected
3	R	PowerCycle. Bit 3 indicates the status of each power-up/power-down request. Bit 3 is encoded as: 0 = Socket is powered down (default). 1 = Socket has successfully powered up.
2	R	CCD2. Bit 2 reflects the current status of the $\overline{CCD2}$ signal at the PC Card interface. Changes to this signal during card interrogation are not reflected here. Bit 2 is encoded as: $0 = \overline{CCD2}$ is low; PC Card may be present. $1 = \overline{CCD2}$ is high; no PC Card is present (default).
1	R	CCD1. Bit 1 reflects the current status of the $\overline{CCD1}$ signal at the PC Card interface. Changes to this signal during card interrogation are not reflected here. Bit 1 is encoded as: $0 = \overline{CCD1}$ is low; PC Card may be present. $1 = \overline{CCD1}$ is high; no PC Card is present (default).
0	R	CSTSCHG. Bit 0 reflects the current status of the CSTSCHG signal at the PC Card interface. Bit 0 is encoded as: 0 = CSTSCHG is low (deasserted) (default). 1 = CSTSCHG is high (asserted).



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

000110111																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		Socket force event														
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Socket force event															
Туре	R	W	W	W	W	W	W	W	W	R	W	W	W	W	W	W
Default	0	Х	Х	Х	Х	Х	Х	Х	Х	0	Х	Х	Х	Х	Х	Х

#### socket force event register

#### Register: Socket force event

Type: Read only, write only (see individual bit descriptions)

Offset: CardBus socket address + 0Ch

Default:

Size: Four bytes

NA

Description: This register is an address to which changes to the socket event and socket present state registers can be written. Host software can write to this register to simulate events. When host software modifies the XVCard bits in this register, the PCI1031 does not update the TPS2206 power switch until the CVSTEST bit is set. Refer to Table 41 for a complete description of the register contents.

NOTE:

When writing to this register, always write to the CVSTEST bit.

#### Table 41. Socket Force Event Register

BIT	TYPE	FUNCTION
31–15	R	Reserved. Bits 31–15 are read only and return 0s when read.
14	W	CVSTEST. When bit 14 is set, the PCI1031 reinterrogates the PC Card, updates the XVCard fields in the socket present state register, and reenables the socket power control.
13	W	YVCard. Writes to bit 13 cause the YVCard bit in the socket present state register to be written. When set, bit 13 disables the socket power control.
12	W	XVCard. Writes to bit 12 cause the XVCard bit in the socket present state register to be written. When set, bit 12 disables the socket power control.
11	W	3VCard. Writes to bit 11 cause the 3VCard bit in the socket present state register to be written. When set, bit 11 disables the socket power control.
10	W	5VCard. Writes to bit 10 cause the 5VCard bit in the socket present state register to be written. When set, bit 10 disables the socket power control.
9	W	BadVccReq. Writes to bit 9 cause the BadVccReq bit in the socket present state register to be written.
8	W	DataLost. Writes to bit 8 cause the DataLost bit in the socket present state register to be written.
7	W	NotACard. Writes to bit 7 cause the NotACard bit in the socket present state register to be written.
6	R	Reserved. Bit 6 is read only and returns 0 when read.
5	W	CBcard. Writes to bit 5 cause the CBcard bit in the socket present state register to be written. Writes to bit 5 are ignored if a card is present in the socket.
4	W	16-bitcard. Writes to bit 4 cause the 16-bitcard bit in the socket present state register to be written. Writes to bit 4 are ignored if a card is present in the socket.
3	W	PowerCycle. Setting bit 3 causes the PowerCycle bit in the socket event register to be set. The PowerCycle bit in the socket present state register is unaffected by writes to bit 3.
2	W	CCD2. Setting bit 2 causes the CCD2 bit in the socket event register to be set. The CCD2 bit in the socket present state register is unaffected by writes to bit 2.
1	W	CCD1. Setting bit 1 causes the CCD1 bit in the socket event register to be set. The CCD1 bit in the socket present state register is unaffected by writes to bit 1.
0	W	CSTSCHG. Setting bit 0 causes the CSTSCHG bit in the socket event register to be set. The CSTSCHG bit in the CardBus socket present state register is unaffected by writes to bit 0.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### socket control register

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		Socket control														
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						_		Socket	control					_		
Туре	R	R	R	R	R	R	R	R	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Register:	Socket control
Type:	Read only, read/write (see individual bit descriptions)
Offset:	CardBus socket address + 10h
Default:	0000 0000h
Size:	Four bytes
Description:	This register provides control of the voltages applied to the socket's VPP and VCC. Refer to
	Table 42 for a complete description of the register contents.

Table 42	. Socket	Control	Register
----------	----------	---------	----------

BIT	TYPE	FUNCTION
31–8	R	Reserved. Bits 31–8 are read only and return 0s when read.
7	R/W	Stop clock (nonfunctional)
6–4	R/W	$\label{eq:VCC} \begin{array}{l} V_{CC} Control. \ Bits 6-4 \ are \ used \ to \ request \ changes \ to \ card \ V_{CC}. \ Bits 6-4 \ are \ encoded \ as: \\ 000 = \ Request \ V_{CC} \ power \ off \ (default) \\ 001 = \ Reserved \\ 010 = \ Request \ V_{CC} = 5.0 \ V \\ 011 = \ Request \ V_{CC} = 3.3 \ V \\ 100 = \ Request \ V_{CC} = X.X \ V \\ 101 = \ Request \ V_{CC} = Y.Y \ V \\ 110 = \ Reserved \\ 111 = \ Reserved \end{array}$
3	R	Reserved. Bit 3 is read only and returns 0 when read.
2–0	R/W	VppControl. Bits 2–0 are used to request changes to card Vpp. Bits 2–0 are encoded as: 000 = Request Vpp power off (default) 001 = Request Vpp = 12.0 V 010 = Request Vpp = 5.0 V 011 = Request Vpp = 3.3 V 100 = Request Vpp = X.X V 101 = Request Vpp = Y.Y V 110 = Reserved 111 = Reserved



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

test regi																
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	Test															
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				_				Te	st					_		
Туре	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### test register (reserved)

#### Register: Test

Type: Read only, write only, nonfunctional (see individual bit descriptions)

Offset: CardBus socket address + 20h

Default: 0000h

Size: Four bytes

Description: This register provides control over power management for the socket. It provides a mechanism for slowing or stopping the clock on the card interface when the card is idle. Refer to Table 43 for a complete description of the register contents.

BIT	TYPE	FUNCTION
31–26	R	Reserved. Bits 31–26 are read only and return 0s when read.
25	R	Socket access status (nonfunctional)
24	R	Socket mode status bit (nonfunctional)
23–17	R	Reserved. Bits 23–17 are read only and return 0s when read.
16	R/W	CardBus PC Card clock control enable bit (nonfunctional)
15–1	R	Reserved. Bits 15-1 are read only and return 0s when read.
0	R/W	CardBus PC Card clock control bit (nonfunctional)

#### Table 43. Test Register

#### **DMA registers**

The DMA base address register, located in PCI configuration space at offset 98h (see *socket DMA register 0*), points to a 16-byte region in PCI I/O space where the DMA registers reside. The names and locations of these registers are summarized in Table 44. These registers are identical in function, but different in location, to the 8237 DMA controller. The similarity between the register models retains some level of compatibility with legacy DMA and simplifies the translation required by the master DMA device when forwarding legacy DMA writes to DMA channels.

While the DMA register definitions are identical to those in the 8237 DMA controller, some register bits defined in the 8237 DMA controller do not apply to distributed DMA in a PCI environment. In such cases, the PCI1031 implements these obsolete register bits as read-only nonfunctional bits. The reserved registers shown in Table 44 are implemented as read only, and return 0s when read. Writes to reserved registers have no effect.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

R/W		DMA BASE ADDRESS OFFSET				
R	Reserved	Paga	Current	address	00h	
W	Reserved	Page	Base a	00h		
R	Reserved	Reserved	Currer	04h		
W	Reserved	Reserved	Base			
R	NA	Reserved	NA	Status	08h	
W	Mode	Reserved	Request	Command	081	
R	Multichannel mask	Reserved	NA	Reserved	0Ch	
W	wullenannenmask	Reserved	Master clear	Reserved	UCN	

#### Table 44. DMA Registers

#### DMA page/current address/base address register

Register:	DMA page /current address/base address
Type:	Read/write
Offset:	DMA base address + 00h
Default:	00 0000h
Size:	Three bytes
Description:	Writes to this register set the starting (base) memory address of a DMA transfer. Reads from
	this register indicate the current memory address of a DMA transfer.

For 8-bit DMA transfer mode, the DMA current address register contents are presented on AD15–AD0 of the PCI bus during the address phase. Bits 7–0 of the page register are presented on AD23–AD16 of the PCI bus during the address phase.

For 16-bit DMA transfer mode, the DMA current address register contents are presented on AD16–AD1 of the PCI bus during the address phase. AD0 is equal to 0. Bits 7–1 of the page register are presented on AD23–AD17 of the PCI bus during the address phase. Bit 0 of the page register is ignored.

### DMA current word/base word register

Register:	DMA current word/base word
Type:	Read/write
Offset:	DMA base address + 04h
Default:	0000h
Size:	Two bytes
Description:	Writes to this register set the total transfer count, in bytes, of a DMA transfer. Reads to this register indicate the current count of a DMA transfer. When nonlegacy addressing mode is disabled, the upper eight bits of this register are reserved and behave as a reserved register. This addressing mode forces compliance with the transfer size in legacy 8237 DMA controller transfers. When nonlegacy addressing mode is enabled, the full 24-bit address range is used.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

Sin Status/command register										
Bit	7	6	5	4	3	2	1	0		
Name	DMA status									
Туре	R	R	R	R	R	R	R	R		
Default	0	0	0	0	0	0	0	0		
Bit	7	6	5	4	3	2	1	0		
Name	DMA command									
Туре	R	R	R	R	R	R/W	R	R		
Default	0	0	0	0	0	0	0	0		

#### DMA status/command register

Register:	DMA status/command
Type:	Read only, read/write (see individual bit descriptions)
Offset:	DMA base address + 08h
Default:	00h
Size:	One byte
Description:	This address contains both the DMA status and command registers. During PCI I/O read cycles to this address, the PCI1031 returns the contents of the DMA status register. During PCI I/O write cycles to this address, the DMA command register is written. The DMA status and command registers remain in accordance with the 8237 DMA controller register definitions; however, certain bits are not implemented in the PCI1031. Refer to Table 45 for a complete description of the status register contents and Table 46 for a complete description of

the command register contents.

#### Table 45. DMA Status Register

BIT	TYPE	FUNCTION
7–4	R	Channel request. In the 8237 DMA controller, bits 7–4 indicate the status of the DREQ signal of each DMA channel. In the PCI1031, the status register only reports information about a single DMA channel; therefore, all four of these register bits indicate the DREQ status of the single socket being serviced by this register. All four bits are set when the PC Card asserts its DREQ signal and are reset when DREQ is high (deasserted). The status of the mask bit in the multichannel mask register has no effect on these bits.
3–0	R	Channel $\overline{\text{TC}}$ . The 8237 DMA controller uses bits 3–0 to indicate the $\overline{\text{TC}}$ status of each of its four DMA channels. In the PCI1031, the status register reports information about just a single DMA channel; therefore, all four of these register bits indicate the $\overline{\text{TC}}$ status of the single socket being serviced by this register. All four bits are set when the $\overline{\text{TC}}$ is reached by the DMA channel. Bits 3–0 are reset when read or when the DMA channel is reset.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### BIT TYPE **FUNCTION** Reserved. Bit 7 is read only and returns 0 when read. The 8237 DMA controller uses this register bit to select the DACK 7 R signaling active high or low. In the PCI1031, the PC Card signal used as DACK is defined in the PC Card standard as active high; therefore, bit 7 is reserved. Reserved. Bit 6 is read only and returns 0 when read. The 8237 DMA controller uses this register bit to select the DREQ 6 R signaling active high or low. In the PCI1031, the PC Card signal used as DREQ is defined in the PC Card standard as active low: therefore, bit 6 is reserved. Reserved. Bit 5 is read only and returns 0 when read. In the 8237 DMA controller, this register bit selects late or extended 5 R write mode. These types of cycles have no meaning in the PCI or PC Card environment; therefore, bit 5 is reserved in the PCI1031. Reserved. Bit 4 is read only and returns 0 when read. In the 8237 DMA controller, bit 4 selects rotating or fixed priority between DMA channels. Priority servicing has no meaning in the PCI distributed DMA environment; therefore, bit 4 is 4 R reserved in the PCI1031. Priority to a particular DMA channel on the PCI1031 is given when the device asserts its PCI REQ signal and is granted use of the PCI bus. Reserved. Bit 3 is read only and returns 0 when read. The 8237 DMA controller uses bit 3 to select normal or compressed 3 R timing. This functionality has no meaning on either the PCI or PC Card interfaces, where the transfer timing is rigorously defined. Therefore, bit 3 is reserved in the PCI1031. DMA controller enable/disable. In the 8237 DMA controller, bit 2 enables or disables the DMA controller. This functionality is retained in the PCI1031, but enables or disables only the particular DMA channel of the command register. Bit 2 defaults 2 R/W to the enabled state. 0 = DMA controller enabled (default) 1 = DMA controller disabled Reserved. Bit 1 is read only and returns 0 when read. In the 8237 DMA controller, bit 1 is used with memory-to-memory transfers, Memory-to-memory transfers are not supported in the distributed DMA specification; therefore, bit 1 is reserved 1 R in the PCI1031. Reserved. Bit 0 is read only and returns 0 when read. In the 8237 DMA controller, bit 0 enables or disables 0 R memory-to-memory transfers. Memory-to-memory transfers are not supported in the distributed DMA specification; therefore, bit 0 is reserved in the PCI1031.

### Table 46. DMA Command Register

### DMA request register

Bit	7	6	5	4	3	2	1	0	
Name	DMA request								
Туре	W	W	W	W	W	W	W	W	
Default	0	0	0	0	0	0	0	0	

Register:	DMA request
Type:	Write only
Offset:	DMA base address + 09h
Default:	00h
Size:	One byte
Description:	The request register is used in DMA requests. Writing a 1 to bit 2 of this register enables
	software requests for DMA transfers. This register is used in block mode only.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

	DMA mode register										
Bit	7	6	5	4	3	2	1	0			
Name	DMA mode										
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R	R			
Default	0	0	0	0	0	0	0	0			

Register:DMA modeType:Read only, read/write (see individual bit descriptions)Offset:DMA base address + 0BhDefault:00hSize:One byteDescription:The DMA mode register. Refer to Table 47 for a complete description of the register contents.

BIT	TYPE	FUNCTION
7–6	R/W	Mode select bits. The PCI1031 uses bits 7–6 to determine which DMA transfer mode to use: single, block or demand. This field is encoded as: 00 = Demand mode select (default) 01 = Single mode select 10 = Block mode select 11 = Reserved
5	R/W	Address increment/decrement. The PCI1031 uses bit 5 to select the memory address in the current/base register to increment or decrement after each data transfer. This is in accordance with the 8237 DMA controller use of this register bit. Bit 5 is encoded as: 0 = Addresses increment (default) 1 = Addresses decrement
4	R/W	Autoinitialization bit. In the PCI1031, bit 4 selects autoinitialization. Bit 4 is encoded as: 0 = Autoinitialization disabled (default) 1 = Autoinitialization enabled
3–2	R/W	Transfer type. Bits 3–2 select the type of DMA transfer to be performed. A DMA write transfer moves data from the PC Card to memory. A DMA read transfer moves data from memory to the PC Card. This field is encoded as: 00 = No transfer selected (default) 01 = Write transfer 10 = Read transfer 11 = Reserved
1-0	R	Reserved. Bits 1–0 are read only and return 0s when read. The 8237 DMA controller uses these register bits to select the current channel number for programming. The master DMA device uses bits 1–0 to select the current device. Devices such as the PCI1031 do not require bits 1–0.

#### Table 47. DMA Mode Register



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### DMA master clear register

Bit	7	6	5	4	3	2	1	0			
Name		DMA master clear									
Туре	W	W	W	W	W	W	W	W			
Default	0	0	0	0	0	0	0	0			

Register:	DMA master clear
Туре:	Write only
Offset:	DMA base address + 0Dh
Default:	00h
Size:	One byte
Description:	The DMA master clear register is a write-only register that, when written with any data, resets
	the entire DMA channel to the socket and resets all registers to their default condition.

#### CAUTION:

The master DMA device must select byte enables during PCI writes to other registers within this double word to prevent inadvertent reset.

#### DMA multichannel mask register

Bit	7	6	5	4	3	2	1	0			
Name		DMA multichannel mask									
Туре	R	R	R	R	R	R	R	R/W			
Default	0	0	0	0	0	0	0	1			

#### Register: **DMA** multichannel mask Type: Read only, read/write (see individual bit descriptions) Offset: DMA base address + 0Fh Default: 01h Size: One byte Description: The PCI1031 uses only the least-significant bit of the DMA multichannel mask register. Bit 0 is used to mask the DMA channel. The PCI1031 sets the mask bit when the PC Card is removed. Host software is responsible for either resetting the socket's DMA controller or reenabling the mask bit. The DMA controller for the socket is also internally masked by internal flags indicating that a 16-bit PC Card is present in the socket. Refer to Table 48 for a complete description of the register contents.

#### Table 48. DMA Multichannel Mask Register

BIT	TYPE	FUNCTION
7–1	R	Reserved. Bits 7–1 are read only and return 0s when read.
0	R/W	Mask select bit. Bit 0 masks incoming DREQ signals from the PC Card. When set, the socket ignores DMA requests from the card. When cleared (or when reset), incoming DREQ assertions are serviced normally. 0 = Mask bit cleared 1 = Mask bit set (default)



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### absolute maximum ratings over operating temperature ranges (unless otherwise noted)<sup>†</sup>

Supply veltage range: Vee	0.5. V to $4.6.$ V
Supply voltage range: V <sub>CC</sub>	
V <sub>CCP</sub>	
Input voltage range, V <sub>I</sub> : Standard	–0.5 V to V <sub>CC</sub> + 0.5 V
Card A	–0.5 to V <sub>CCA</sub> + 0.5 V
Card B	
Fail safe	–0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, V <sub>O</sub> : Standard	–0.5 V to V <sub>CC</sub> + 0.5 V
Card A	–0.5 to V <sub>CCA</sub> + 0.5 V
Card B	–0.5 to V <sub>CCB</sub> + 0.5 V
Fail safe	$\dots \dots \dots \dots -0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> ) (see Note 1)	±20 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) (see Note 2)	±20 mA
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Virtual junction temperature, T <sub>J</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Applies to external input and bidirectional buffers. VI > VCC does not apply to fail-safe terminals.

2. Applies to external output and bidirectional buffers. Vo > VCC does not apply to fail-safe terminals.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT	
tt	Input transition (rise and fall) time	CMOS compatible	1		4	ns
TA	Operating ambient temperature	Commercial	0	25	70	°C
TJ‡	Virtual junction temperature	Commercial	0	25	115	°C

<sup>‡</sup>These junction temperatures reflect simulation conditions. The customer is responsible for verifying junction temperature.

#### recommended operating conditions for PCI interface

			OPERATION	MIN	NOM	МАХ	UNIT
Vcc	Core voltage	Commercial	3.3 V	3	3.3	3.6	V
Veen	PCI supply voltage	Commercial	3.3 V	3	3.3	3.6	V
VCCP	r ci supply voltage	Commercial	5 V	4.75	5	5.25	v
VI	Input voltage		3.3 V	0		VCCP	V
_ vi	input voltage	nage				VCCP	v
V 8	Output voltogo		3.3 V	0		VCCP	V
V₀§	Output voltage		5 V	0		VCCP	v
		CMOS compatible	3.3 V	0.5 V <sub>CCP</sub>			
VIH¶	High-level input voltage	CIVIOS compatible	5 V	2			V
		Fail safe#	3.3 V				
			3.3 V			0.3 V <sub>CCP</sub>	
VIL¶	Low-level input voltage	CMOS compatible	5 V			0.8	V
		Fail safe <sup>#</sup>	3.3 V			0.3 V <sub>CC</sub>	

§ Applies to external output buffers

 $\P$  Applies to external input and bidirectional buffers without hysteresis

<sup>#</sup>Fail-safe pins are 16, 56, 68, 72, 74, 82, 122, 134, 138, 140, 149, and 152.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

### recommended operating conditions for PC Cards A and B and miscellaneous inputs and outputs

			OPERATION	MIN	NOM	MAX	UNIT
V <sub>CC(A/B)</sub>	PC Card supply voltage	Commercial	3.3 V	3	3.3	3.6	V
VCC(A/B)	PC Card suppry voltage	Commercial	5 V	4.75	5	5.25	v
VI	Input voltage		3.3 V	0		V <sub>CC</sub> (A/B)	V
v I	input voltage		5 V	0		V <sub>CC(A/B)</sub>	v
vot	Output voltage		3.3 V	0		V <sub>CC(A/B)</sub>	V
V01	Culput Voltage			0		V <sub>CC(A/B)</sub>	v
		CMOS compatible	3.3 V	0.475 V <sub>CC(A/B)</sub> ¶			
∨ <sub>IH</sub> ‡	High-level input voltage		5 V	2.4			V
		Fail safe§	3.3 V	0.475 V <sub>CC(A/B)</sub> ¶			
		CMOS compatible	3.3 V			0.325 V <sub>CC(A/B)</sub> ¶	
∨ <sub>IL</sub> ‡	Low-level input voltage		5 V			0.8	V
		Fail safe§	3.3 V			0.325 V <sub>CC(A/B)</sub> ¶	

<sup>†</sup> Applies to external output buffers

<sup>‡</sup> Applies to external input and bidirectional buffers without hysteresis

\$ Fail-safe pins are 16, 56, 68, 72, 74, 82, 122, 134, 138, 140, 149, and 152.  $\P$  Meets TTL levels, VIH MIN =1.65 V and VIL MAX = 0.99 V



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

	PARAMETER	SIDE	OPERATION	TEST CONDITIONS	MIN	MAX	UNIT
		501	3.3 V	I <sub>OH</sub> = -0.5 mA	0.9 VCC		
		PCI	5 V	I <sub>OH</sub> = -2 mA	2.4		
Vон	High-level output voltage <sup>†</sup>		3.3 V	I <sub>OH</sub> = -0.15 mA	0.9 VCC		V
		PC Card	5 V	I <sub>OH</sub> = -0.15 mA	2.4		
		MISC‡		$I_{OH} = -4 \text{ mA}$	2.1		
		501	3.3 V	I <sub>OL</sub> = 1.5 mA		0.1 V <sub>CC</sub>	
		PCI	5 V	I <sub>OL</sub> = 6 mA		0.55	
.,			3.3 V	I <sub>OL</sub> = 0.7 mA		0.1 V <sub>CC</sub>	V
VOL	Low-level output voltage	PC Card	5 V	I <sub>OL</sub> = 0.7 mA		0.55	
		MISC		I <sub>OL</sub> = 4 mA		0.5	
		SERR		I <sub>OL</sub> = 12 mA		0.5	
		Fail safe	3.6 V	$V_{I} = V_{CC}$ ¶		10	
		Input pins	3.6 V	$V_{I} = V_{CC}$ ¶		10	
ЧΗ	High-level input current§	input pins	5.25 V	$V_{I} = V_{CC}$ ¶		20	μA
ЧН	nigh-level input currents	I/O pins#	3.6 V	$V_{I} = V_{CC}$ ¶		10	μΛ
		1/O pins	5.25 V	$V_I = V_{CC}$ ¶		25	
		DATA		$V_{I} = V_{CCP}$		270	
۱Ľ	Low-level input current§	Input pins		V <sub>I</sub> = GND		-1	μA
ΠL		I/O pins		VI = GND		-10	μΛ

### electrical characteristics over recommended operating conditions (unless otherwise noted)

<sup>†</sup> V<sub>OH</sub> is not tested on SERR (pin 200) due to open-drain output. <sup>‡</sup> MISC pins are 150, 151, 156, 157, 159, 160, 161, 162, 163. <sup>§</sup> I<sub>IL</sub> is not tested on DATA (pin 152) due to internal pulldown resistor, and I<sub>IH</sub> is not tested on SPKROUT (pin 149) due to internal pullup resistor. <sup>¶</sup> For PCI and MISC pins, V<sub>CC</sub> = V<sub>CCP</sub>. For card A/B, V<sub>CC</sub> = V<sub>CCA</sub>/V<sub>CCB</sub>, respectively. <sup>#</sup> For I/O pins, the input leakage current includes the off-state output current I<sub>OZ</sub>.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

# PCI clock/reset timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figure 14 and Figure 15)

		ALTERNATE SYMBOL	MIN	MAX	UNIT
t <sub>C</sub>	Cycle time, PCLK	t <sub>cyc</sub>	30	8	ns
<sup>t</sup> wH	Pulse duration, PCLK high	<sup>t</sup> high	11		ns
t <sub>wL</sub>	Pulse duration, PCLK low	tlow	11		ns
$\Delta v / \Delta t$	Slew rate, PCLK	t <sub>r</sub> , t <sub>f</sub>	1	4	V/ns
tw	Pulse duration, RSTIN	t <sub>rst</sub>	1		ms
t <sub>su</sub>	Setup time, PCLK active at end of RSTIN	<sup>t</sup> rst-clk	100		μS

# PCI timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 3, Figure 13, and Figure 16)

			ALTERNATE SYMBOL	TEST CONDITIONS	MIN	МАХ	UNIT
	Propagation delay time	PCLK to shared signal valid delay time	<sup>t</sup> val	Ci – 50 pE See Note 4		11	20
<sup>t</sup> pd		PCLK to shared signal invalid delay time	t <sub>inv</sub>	C <sub>L</sub> = 50 pF, See Note 4	2		ns
t <sub>en</sub>	Enable time, high-impedance-to-active delay	time from PCLK	ton		2		ns
<sup>t</sup> dis	tdis Disable time, active-to-high-impedance delay time from PCLK		toff			28	ns
t <sub>su</sub>	t <sub>SU</sub> Setup time before PCLK valid		t <sub>su</sub>		7		ns
th			t <sub>h</sub>		0		ns


NOTES: 3. This data sheet uses the following conventions to describe time (t) intervals. The format is:  $t_A$ , where subscript A indicates the type of dynamic parameter being represented. One of the following is used:  $t_{pd}$  = propagation delay time,  $t_d$  = delay time,  $t_{SU}$  = setup time, and  $t_h$  = hold time.

4. PCI shared signals are AD31–AD0, C/BE3–C/BE0, FRAME, TRDY, IRDY, STOP, IDSEL, DEVSEL, and PAR.



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by pulse generators having the following characteristics: PRR = 1 MHz,  $Z_O = 50 \Omega$ ,  $t_f \le 6$  ns.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. For tPLZ and tPHZ, VOL and VOH are measured values.

Figure 13. Load Circuit and Voltage Waveforms



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

### PCI BUS PARAMETER MEASUREMENT INFORMATION




Figure 14. PCLK Timing Waveform




Figure 15. RSTIN Timing Waveforms




Figure 16. Shared Signals Timing Waveforms



### PC Card cycle timing

The PC Card cycle timing is controlled by the wait-state bits in the Intel 82365SL-DF compatible memory and I/O window registers. The PC Card cycle generator uses the PCI clock to generate the correct card address setup and hold times and the PC Card command active (low) interval. This allows the cycle generator to output PC Card cycles that are as close to the Intel 82365SL-DF timing as possible while always slightly exceeding the Intel 82365SL-DF values. This ensures compatibility with existing software and maximizes throughput.

The PC Card address setup and hold times are a function of the wait-state bits. Table 49 shows address setup time in PCLK cycles and nanoseconds for I/O and memory cycles. Table 50 and Table 51 show command active time in PCLK cycles and nanoseconds for I/O and memory cycles. Table 52 shows address hold time in PCLK cycles and nanoseconds for I/O and memory cycles.

Table 49. PC Card Address Setup Time, t<sub>su(A)</sub>, 8-Bit and 16-Bit PCI Cycles

WAIT-	TS1 – 0 = 01 (PCLK/ns)		
I/O			3/90
Memory	WS1	0	2/60
Memory	WS1	1	4/120

WAIT-S	TS1 – 0 = 01		
	WS ZWS		(PCLK/ns)
	0	0	19/570
I/O	1	Х	23/690
	0	1	7/210
	00	0	19/570
	01	Х	23/690
Memory	10	Х	23/690
	11	Х	23/690
	00	1	7/210

Table 51. PC Card Command Active Time, t<sub>c(A)</sub>, 16-Bit PCI Cycles

WAIT-S	TS1 – 0 = 01				
	WS ZWS		(PCLK/ns)		
	0	0	7/210		
I/O	1	Х	11/330		
	0	1	N/A		
Memory	00	0	9/270		
	01	Х	13/390		
	10	Х	17/510		
	11	Х	23/630		
	00	1	5/150		



SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

#### Table 52. PC Card Address Hold Time, $t_{h(A)}$ , 8-Bit and 16-Bit PCI Cycles

WAIT-STATE BITS			TS1 – 0 = 01 (PCLK/ns)		
I/O			2/60		
Memory	WS1	0	2/60		
Memory	WS1	1	3/90		

# timing requirements over recommended ranges of supply voltage and operating free-air temperature, memory cycles (for 100-ns common memory) (see Note 5 and Figure 17)

		ALTERNATE SYMBOL	MIN MAX	UNIT
t <sub>su</sub>	Setup time, CE1 and CE2 before WE/OE low	T1	60	ns
t <sub>su</sub>	Setup time, CA25–CA0 before WE/OE low	T2	t <sub>su(A)</sub> +2PCLK	ns
t <sub>su</sub>	Setup time, REG before WE/OE low	Т3	90	ns
<sup>t</sup> pd	Propagation delay time, WE/OE low to WAIT low	T4		ns
tw	Pulse duration, WE/OE low	T5	200	ns
th	Hold time, WE/OE low after WAIT high	Т6		ns
t <sub>h</sub>	Hold time, CE1 and CE2 after WE/OE high	T7	120	ns
t <sub>su</sub>	Setup time (read), CDATA15–CDATA0 valid before OE high	Т8		ns
t <sub>h</sub>	Hold time (read), CDATA15–CDATA0 valid after OE high	Т9	0	ns
t <sub>h</sub>	Hold time, CA25–CA0 and REG after WE/OE high	T10	t <sub>h(A)</sub> +1PCLK	ns
t <sub>su</sub>	Setup time (write), CDATA15–CDATA0 valid before WE low	T11	60	ns
th	Hold time (write), CDATA15–CDATA0 valid after WE low	T12	240	ns

NOTE 5: These times are dependent on the register settings associated with ISA wait states and data size. They are also dependent on cycle type (read/write, memory/I/O) and WAIT from PC Card. The times listed here represent absolute minimums (the times that would be observed if programmed for zero wait state, 16-bit cycles) with a 33-MHz PCI clock.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature, I/O cycles (see Figure 18)

		ALTERNATE SYMBOL	MIN	МАХ	UNIT
t <sub>su</sub>	Setup time, REG before IORD/IOWR low	T13	60		ns
t <sub>su</sub>	Setup time, CE1 and CE2 before IORD/IOWR low	T14	60		ns
t <sub>su</sub>	Setup time, CA25–CA0 valid before IORD/IOWR low	T15	t <sub>su(A)</sub> +2PCLK		ns
tpd	Propagation delay time, IOIS16 low after CA25–CA0 valid	T16		35	ns
tpd	Propagation delay time, IORD low to WAIT low	T17	35		ns
tw	Pulse duration, IORD/IOWR low	T18	T <sub>cA</sub>		ns
t <sub>h</sub>	Hold time, IORD low after WAIT high	T19			ns
t <sub>h</sub>	Hold time, REG low after IORD high	T20	0		ns
t <sub>h</sub>	Hold time, CE1 and CE2 after IORD/IOWR high	T21	120		ns
t <sub>h</sub>	Hold time, CA25–CA0 after IORD/IOWR high	T22	t <sub>h(A)</sub> +1PCLK		ns
t <sub>su</sub>	Setup time (read), CDATA15–CDATA0 valid before IORD high	T23	10		ns
t <sub>h</sub>	Hold time (read), CDATA15–CDATA0 valid after IORD high	T24	0		ns
t <sub>su</sub>	Setup time (write), CDATA15–CDATA0 valid before IOWR low	T25	90		ns
t <sub>h</sub>	Hold time (write), CDATA15–CDATA0 valid after IOWR high	T26	90		ns




SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, miscellaneous (see Figure 19)

PARAMETER			ALTERNATE SYMBOL	MIN	МАХ	UNIT	
t <sub>pd</sub> Propagation delay time		BVD2 low to SPKROUT low	T27		30		
		BVD2 high to SPKROUT high	127		30		
	Propagation delay time	ropagation delay time	IREQ to IRQ15–IRQ3	T28		30	ns
			STSCHG to IRQ15–IRQ3	120		30	










SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997



### PC CARD PARAMETER MEASUREMENT INFORMATION




SCPS008B - FEBRUARY 1996 - REVISED DECEMBER 1997

**MECHANICAL DATA** 

#### THIN PLASTIC QUAD FLATPACK

PDV (S-TQFP-G208)



NOTES: D. All linear dimensions are in millimeters.

- E. This drawing is subject to change without notice.
- F. Falls within JEDEC MS-126



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated