



Forced Frequency Resonant Flyback controller Based on FW: REV 1.0

Product Highlights

- Integrated 600 V startup cell for fast startup and direct bus voltage sensing
- Multi-mode operation with forced frequency resonant mode (FFR)
- DCM operation guaranteed
- Adaptive current limitation for variable Vout
- Supports low no load input power to meet stringent regulatory standard
- One pin UART interface for configuration

Features

- Multi-mode operation with BM, DCM
- Configurable ZVS enabled line voltage
- ZVS gate drive signal for forced resonant mode
- Built-in soft-start
- Built-in protection modes
- Brown-in and brownout detection via integrated HV startup cell
- Pb-free lead plating; RoHS compliant
- Halogen-free according to IEC61249-2-21

Applications

• High density adapter/charger


Product Validation

• Qualified for industrial applications according to the relevant tests of JEDEC47/20/22



Description

The XDPS21071 is a digital PWM controller for high density adapter applications based on DCM flyback topology. A wide feature set is provided in a DSO-12 package and requires only a minimum of external components. An integrated ASSP digital engine provides advanced algorithms for multimode operation and protection features. A forced frequency resonant operation support optimized high density adapter dimensioning. In addition one-timesystem а programmable (OTP) unit is integrated to provide a selective set of configurable parameters, which can be matched to a dedicated system design.



Marking	Package	FW Revision	SP Ordering Code
XDPS21071	PG-DSO-12-20	REV 1.0	SP005355100



Table of c		
Description	of contents	
	FW: REV 1.0	1
	ighlights	
Features		1
	1	
••	ns	
	alidation	1
Descriptio	on1	
Table of c	ontents	2
1	Pin Configuration and Functionality	4
2	Representative Block Diagram	5
3	Introduction	6
4	Functional Description	7
4.1	Power supply management	7
4.1.1	VCC capacitor charge-up and startup sequence	
4.1.2	Brown-in monitoring	8
4.1.3	Brown-out protection response	9
4.1.4	During burst mode operation	9
4.1.5	Bang-bang mode during latched and auto-restart operation	.10
4.1.5.1	During latched operation	.11
4.1.5.2	During auto-restart operation	.11
4.2	Control features	.12
4.2.1	Reflected voltage sensing and Vcs offset calculation based on output voltage	.14
4.2.1.1	Output voltage sensing via ZCD pin	.15
4.2.1.2	Ringing suppression time	.17
4.2.1.3	Vcs offset calculation based on output voltage sensed at ZCD pin	.17
4.2.2	Vbulk voltage measurement via HV startup cell	.18
4.2.3	Propagation delay compensation (PDC)	.18
4.2.4	Soft-start	.20
4.2.5	Leading edge blanking (LEB) at CS pin	
4.2.6	Spike blanking at CS pin for 2nd level over-current detection (OCP2)	.21
4.2.7	Gate driver output GD0 and GD1	.21
4.2.8	Multi-mode operation	.22
4.2.8.1	Frequency law setting for XDPS21071	.24
4.2.9	Frequency jittering	.25
4.2.10	Burst mode operation	.26
4.2.10.1	Burst mode entry	.27
4.2.10.2	Burst operation	.27
4.2.11	Burst mode exit	
4.2.12	Forced frequency resonant (FFR) mode operation	.28
4.2.13	UART function at GPIO pin	
4.3	Protection features	
4.3.1	Auto-Restart Mode (ARM)	.31
4.3.2	Latch Mode (LM)	
4.3.3	VCC Under-Voltage lockout (UVOFF)	.31
4.3.4	Brown-In Protection (BIP)	
4.3.5	Brown-Out Protection (BOP)	
4.3.6	Over-Current Protection level 1 (OCP1)	.32



Table of contents

4.3.7	Over-Current Protection level 2 (OCP2)	32
4.3.8	High input at CS pin (CShigh)	
4.3.9	MFIO pin high (MFIOH)	
4.3.10	Internal over-temperature detection (IntOTP)	
4.3.11	Primary side output Over-Voltage Protection (VoutOVP)	
4.3.12	Over load power protection	
4.3.13	CS pin short protection	
5	Configuration	
5.1	Overview of configurable parameters using .dp Vision	
5.2	Overview of configurable parameters and functions	
5.2.1	Configurable parameters and functions	
6	Electrical Characteristics	
6.1	Definitions	
6.2	Absolute Maximum Ratings	
6.3	Package Characteristics	
6.4	Operating Range	
6.5	Characteristics	
7	Package Information	48
7.1	Outline dimensions	
7.2	Footprint and packing	49
8	Marking	50
9	Appendix	51
9.1	Minimum required capacitive load at GD0 and GD1 pin	51
10	References	52
Revision	ı history	53



Pin Configuration and Functionality

1 Pin Configuration and Functionality

The pin configuration is shown in Figure 2 and the functions are described in Table 1.






Table 1 Pin Definitions and Functions

Symbol	Pin	Туре	Function	
ZCD	1	1	Zero Crossing Detection	
			ZCD pin is connected to an auxiliary winding for zero crossing detection and positive pin voltage measurement.	
MFIO	2	1	Multi-Functional Input Output	
			MFIO pin is connected to an optocoupler that provides an amplified error signal for the PWM mode operation.	
GPIO	3	10	Digital General Purpose Input Output	
			GPIO pin provides an UART interface until brown-in. It is switched to weak pull down mode and disabled UART function during normal operation.	
CS	4	I	Current Sense	
			CS pin is connected via a resistor in series to an external shunt resistor and the source of the power MOSFET.	
HV	5, 6, 7, 8	Ι	High Voltage Input	
			HV pin is connected to the rectified bulk voltage. An internally connected 600 V HV startup-cell is used for initial VCC charge. Furthermore brown-in and brownout detection is provided.	
GD1	9	1	FFR Signal Gate Driver Output	
			GD1 pin provides a gate driver pulse signal to initiate the forced frequency	
			resonant mode operation.	
GD0	10	0	Gate Driver Output	
			Output for directly driving the main power MOSFET.	
VCC	11	I	Positive Voltage Supply	
			IC power supply.	
GND	12	0	Power and Signal Ground	



Representative Block Diagram

2

Representative Block Diagram

Figure 3 shows a simplified top level block diagram of the IC functionality.




Figure 3 Representative Block Diagram of XDPS21071



Introduction

3 Introduction

The XDPS21071 is a digital AC/DC current-mode controller for high density adapter applications. The IC provides a configurable multi-mode operation controlled by the feedback signal from the secondary side control loop. The multi-mode operation supports different operation modes like forced frequency resonant control (see chapter 4.2.12) or burst mode, frequency reduction mode depending on line and load conditions. With supporting those modes high power density designs can be dressed in a very flexible manner.

An embedded application specific digital core provides advanced algorithms for the multi-mode operation and a variety of protection features. Special analog and mixed-signal peripherals are integrated to support the requirements for low standby power.

The IC supports highest design flexibility in the application by means of an advanced set of configurable parameters and state machines, which supports very dedicated system dimensioning. The configuration can be done via a single pin UART interface at GPIO pin that supports in-circuit configuration. Chapter 5 contains the parameter default configuration setting for XDPS21071 and the correlated specific firmware version. Furthermore, it provides a mapping table for the defined FW symbols and the correlated data sheet parameters. Each listed parameter is specified in the electrical characteristics Chapter 6.

The following functional description in Chapter 4 is based on the default parameter setting in the configuration Chapter 5.

Chapter 7.1 provides information about the package outline and dimensions.

An appendix Chapter 9 provides additional information about specific electrical characteristics or test conditions.

The reference Chapter 10 provides an overview about correlated documents.



4 Functional Description

The functional description gives an overview about the integrated functions and features and their relationship. The mentioned parameters and equations are based on typical values at $T_A = 25$ °C. The correlated minimal and maximal values are shown in the electrical characteristics in Chapter 6.

The functional description is grouped in following sections:

Power supply management (Chapter 4.1) Control features (Chapter 4.2) Protection features (Chapter 4.3)

4.1 Power supply management

The power supply management ensures a reliable and robust IC operation. Depending on the operation mode of the control IC, the power supply management unit runs in different ways for VCC supply and for brown-in monitoring, which are described in the sequel:

- VCC capacitor charge-up and startup sequence (see Chapter 4.1.1)
- Brown-in monitoring (Chapter 4.1.2)
- Brown-out protection response (Chapter 4.1.3)
- During burst mode (QBM) operation (Chapter 4.1.4)
- Bang-bang mode during latch mode (LM) operation (Chapter 4.1.5.1)
- Bang-bang mode during auto-restart mode (ARM) operation (Chapter 4.1.5.2)

4.1.1 VCC capacitor charge-up and startup sequence

There are two main functions supported at HV pin by a resistor R_{HV} connected to the bulk capacitor (see Figure 5). They are the VCC capacitor charge-up, and the bulk voltage monitoring (see Chapter 4.1.2).

At beginning of a cold startup, the depletion startup cell is on. Once the AC line voltage is applied and charging the bulk capacitor, a current flows through the external resistor R_{HV} into HV pin. Via the integrated diode D1, that current may charge up the external VCC capacitor (see Figure 5). Once VCC voltage exceeds the threshold V_{VCCon} = 20.5 V, the startup cell is turned off, the control IC is enabled and the firmware boot sequence follows which takes about 1.2 ms. Both bulk voltage brown-in and VCC brown-in condition (see Chapter 4.3.4) are checked continuously. Once they both are above the brown-in level, respectively, the first GD0 pulse according to the soft-start control will be generated earliest after the 1.2 ms boot sequence time. The voltage V_{VCC} drops until the supply via the auxiliary winding (V_{VCCSS}) takes over the VCC supply (see Figure 4). For a proper system startup and operation, the supply voltage V_{VCC} must be always above the VCC off-threshold V_{VCCoff} =7.2 V (see Chapter 4.3.3).



Functional Description




Figure 4 Typical startup sequence

4.1.2 Brown-in monitoring

Once the IC is activated, brown-in monitoring is enabled for input brown-in protection (see Chapter 4.3.4) by measuring the current at HV pin through the internal shunt resistor $R_{\rm M}$ (see Chapter 4.2.2). If the input brown-in is not detected before VCC falls below $V_{\rm VCCBI}$, the startup cell measurement unit remains enabled until VCC falls down to $V_{\rm VcCoff}$.






Figure 5 High voltage brown-in sensing and VCC startup at HV pin

4.1.3 Brown-out protection response

In case of brown-out (see Chapter 4.3.5), the IC stops gate driver switching and stays active. At the same time, the VCC turnoff threshold is switched over from V_{VCCoff} to the threshold $V_{VCCoffBO} = 9.6$ V. The threshold $V_{VCCoffBO}$ is higher than the threshold V_{VCCoff} , which supports an earlier system restart than using the threshold V_{VCCoff} .

4.1.4 During burst mode operation

After the control IC enters quiet burst mode, the IC enters repeatedly a sleep mode, in which the IC current consumption is reduced to $I_{VCCquBM2}$ = 460 µA. Waking up from and entering this sleep mode (pause) is controlled by the feedback voltage at MFIO pin V_{MFIO} via the internal comparators C5 and C6 (see Figure 6 and Chapter 4.2.910).



Functional Description




Figure 6 Burst mode control

For the system dimensioning, it should be ensured that the voltage V_{VCC} should be always well above the threshold V_{VCCoff} , including the burst-off phase. Figure 7 shows a typical burst mode operation signal for VCC and correlated current consumption.




Figure 7 Burst operation

4.1.5 Bang-bang mode during latched and auto-restart operation

The bang-bang mode supports an IC operation without external VCC supply during the latched and auto-restart operation. It directly controls the HV startup cell depending on the set bang-bang mode turn-on threshold $V_{VCCBBon}$ of the corresponding auto-restart and latch mode (see Figure 8). In latch mode, the HV startup cell switch-on threshold is set to $V_{VCCBBon} = 9 V$ (see Chapter 4.1.5.1 and Chapter 4.1.5.2). In auto-restart mode, there is also an additional stand-by timer active that switches on the HV startup cell in a fixed time period of 500ms scheme to keep the VCC all the time at a high level above the brown-in threshold $V_{VCCBI} = 9.1 V$. Then a restart can take place without going through an additional VCC brown-in cycle. Due to the low current consumption during the auto-restart break time, the startup cell is always turned on by the 500 ms timer.




Figure 8 Bang-bang mode control of HV startup-cell



4.1.5.1 During latched operation

If latch mode is entered (see Chapter 4.3.2), the IC stops gate switching and the VCC current consumption is reduced to $I_{VCCquLM}$ = 150 µA. The enabled bang-bang mode ensures that the IC is kept alive by keeping the voltage at VCC pin above the threshold V_{VCCoff} = 7.2 V (see Figure 9). A reset of the latch mode takes place only after the VCC drops below the V_{VCCoff} threshold.




Figure 9 Latch mode operation

4.1.5.2 During auto-restart operation

Once auto-restart mode is entered (see Chapter 4.3.1), the IC stops GD0 switching, the VCC current consumption is reduced to $I_{VCCquAR} = 160 \mu$ A, and a stand-by timer with 500 ms ($t_{BBoffAR}$) period is activated which turns on the HV startup cell periodically, to charge up the VCC capacitor. Once the voltage at VCC pin exceeds the switch-off threshold $V_{VCCBBoff} = 20.5 \text{ V}$, the startup cell is turned off (see Figure 10). This is bang-bang mode operation for the VCC management during the auto-restart break time. In this way, the VCC voltage is kept at a level well above the VCC brown-in threshold to ensure enough energy stored in the VCC capacitor for the coming restart of the system, that is initiated after the auto-restart break time $t_{AR} = 3 \text{ s}$. Then after an additional time $\Delta t = \varepsilon$, the gate driver switching is activated with a soft-start sequence. Here the additional time ε depends on the VCC capacitor charge-up time which is related to the VCC capacitance and the voltage at HV pin.



Functional Description




Figure 10 Auto-restart mode operation

4.2 Control features

The XDPS21071 provides peak current control assisted by the features listed in Table 2. A simplified block diagram representing the controller features is shown in Figure 11.



Functional Description




Figure 11 Block Diagram of PWM Control

Table 2 gives an overview about the controller features that are described in the mentioned chapters.

Table 2 Controller Features

Reflected voltage sensing and zero crossing detection at auxiliary winding	Chapter 4.2.1
Vbulk voltage measurement via HV startup cell	Chapter 4.2.2
Propagation delay compensation (PDC)	Chapter 4.2.3
Soft-start	Chapter 4.2.4
Leading edge blanking (LEB) time at CS pin	Chapter 4.2.5
Spike blanking at CS pin for 2nd level over-current detection	Chapter 4.2.6
Gate driver output GD0 and GD1	Chapter 4.2.7
Multi-mode operation	Chapter 4.2.8
Burst mode (QBM) operation	Chapter 4.2.9
Forced frequency resonant (FFR) mode operation	Chapter 4.2.12
UART function at GPIO pin	Chapter 4.2.13



4.2.1 Reflected voltage sensing and Vcs offset calculation based on output voltage

The IC provides output voltage detection by means of measuring the reflected voltage at the auxiliary winding V_{Aux} at the primary side of the transformer via ZCD pin and an external resistive voltage divider. The voltage signal V_{Aux} contains the information of the flyback output voltage, V_{Out} , at the secondary side.

The ZCD pin related circuit is shown in Figure 12. Figure 13 shows a typical voltage waveform of the drain voltage V_{Drain} and the related auxiliary winding voltage V_{Aux} . The sensed output voltage is used for over-voltage protection (see Chapter 4.3.11).

Following topics are described in the sequel:

- Output voltage sensing via ZCD pin (Chapter 4.2.1.1)
- Vcs offset with sensed Vo at ZCD pin (Chapter 4.2.1.3)




Figure 12 Functionality at ZCD pin






Figure 13 Auxiliary voltage and magnetization current waveforms for standard discontinuous conduction mode operation

4.2.1.1 Output voltage sensing via ZCD pin

Output voltage is sensed at a fixed point of time during the free-wheeling phase. The free-wheeling phase begins when the gate driver is switched off and ends when the secondary side demagnetization current becomes zero. During free-wheeling phase the VCC capacitor of the IC, the output stage and the additional ZVS capacitor at ZVS winding for introducing a forced resonant cycle (see Chapter 4.2.12) are supplied. As soon as VCC capacitor is charged, the auxiliary voltage is a function of secondary side voltage.

V	_	NAUX	. IZ
V AUX	_	NSec	V Sec

(1)

Figure 14 shows the schematic related to secondary side voltage sensing and the equivalent network.






Figure 14 Secondary Side Voltage Sensing

No current clamping applies during the free-wheeling time and the voltage at ZCD pin is given by

$$V_{ZCDSEC}(V_{Sec}) = R_{ZCD} \cdot (\frac{V_{AUX}}{R_{ZCDH}})$$

(2)

 R_{ZCD} is the internal resistance of V_{ZCDSEC} (V_{Sec}) and is the equivalent parallel resistance of R_{ZCDH} and R_{ZCDL} . The related waveforms are presented in Figure 15. After the primary side gate driver is turned off, the auxiliary voltage goes from its negative level to positive. After a ringing phase, the positive level is given by the output voltage plus the secondary side diode voltage drop. During the free-wheeling phase the secondary side diode operates in the linear region until the demagnetization current becomes very small. This linear relationship can be described as a resistor $R_{DSonSec}$, resulting in a falling slope according to $R_{DSonSec} \cdot i_{LSec}(t)$. The secondary side current $i_{LSec}(t)$ decreases with a slope given by the output voltage and the transformer secondary side inductance. Hence the resulting auxiliary winding voltage is more or less constant until the secondary side current becomes zero. The reflected voltage at auxiliary winding is sampled at the end of the ringing suppression time (see Chapter 4.2.1.2). The measured voltage V_{ZCDSEC} includes the output voltage level and a superimposed offset $\Delta V_{ZCDOFFSET}$ that is depending on the secondary side chosen rectification approach and the associated component dimensioning.

To ensure an accurate measurement of the reflected output voltage, the system dimensioning must provide a free-wheeling phase that only finishes after the ringing suppression time t_{zcDRS} .

Furthermore following effects can influence the output voltage sensing if not properly considered in system dimensioning:

- VCC and ZVS capacitor charging
- Voltage drop on secondary side at the free-wheeling diode or the secondary side switch

The VCC and ZVS capacitors need to be charged up before the ringing suppression time t_{ZCDRS} ends. The superimposed voltage offset $\Delta V_{ZCDOFFSET}$ at sample time point due to secondary side rectification approach needs to be considered either by the dimensioning of the ZCD resistor divider or the internal overvoltage threshold setting V_{ZCDOVP} (see Chapter 4.3.11).



Functional Description




Figure 15 Output Voltage Sensing Signals

4.2.1.2 Ringing suppression time

To prevent erroneous ZCD events due to primary side gate driver turn off ringing, a ringing suppression time $t_{ZCDRS} = 1.9 \mu s$ applies for the zero-crossing events. During this time no zero-crossing is considered.

4.2.1.3 Vcs offset calculation based on output voltage sensed at ZCD pin

To limit the output current at different output voltage, a linear scaled V_{cs} offset is inserted to the peak current command. This offset will be minused from the current command mapping from the frequency law curve.

It is an inverse of the output voltage based on positive ZCD winding voltage. Figure 16 shows when the V_{zcd} is at V_{zcd} _zero_point, the V_{cs} offset is zero. While Vzcd voltage is at minimum level, the V_{cs} offset is maximum. The V_{cs} offset level depends on the slew rate of K_{vcs} offset and the starting point of V_{zcd} . The equation is as below:

Vcs_{offset} = Kvcs_{offset} * (Vzcd - Vzcd_zero_point)/65536

All the number in above equation is decimal digital value.

At ZCD pin, the sensed voltage will minus 1.2V offset first, then feed into an ADC channel to get the sense the voltage. Also due to the ADC input voltage range is 1.2-2.8V, so any ZCD voltage out of this range is ignored by the IC and ADC converter value will be saturated at its min(0) and max value(255).

Below is the example on how to set the value,

 $V_{zcd_zero_point}$ is the voltage level without compensation, here we choose V_{zcd} =1.41V, the digital value of $V_{zcd_zero_point_dig}$ =(1.41-1.2)*1.5/2.4*255=148, $K_{vcsoffset}$ =28000, for V_{zcd} =1.2V, the digital value of it will be

 V_{zcd_dig} =(1.2-1.2)*1.5/2.4*256=0, so $V_{csoffset_dig}$ =28000*(0-79)/65536=34, its analog value will be 34/255*0.6=80mV.

If system parameters like transformer turns ratio, ZCD pin voltage divider is known, then the corresponding output voltage can be calculated. E.g. N_{aux}=2, N_{sec}=2, R_{zcdH} is 39kohm, R_{zcdL} is 5.6kohm.

$$V_o = V_{zcd} * \frac{N_{sec}}{N_{aux}} * (R_{zcdL} + R_{zcdH})/R_{zcdL}$$

(4)

(3)

Revision 2.0



So for V_{zcd} =1.41V, V_o will be 1.41*2/2*(39+5.6)/5.6=11.23V assuming transformer coupling is 1.

For V_{zcd} =1.2V, V_o will be 1.2*2/2*(39+5.6)/5.6=9.56V.

This means that when output voltage is above 11.23V, there is no Vcs offset compensation, below 9.56V the compensation is clamped at 80mV as calculated above.




Figure 16 V_{cs_offset} calculation

4.2.2 Vbulk voltage measurement via HV startup cell

The V_{Bulk} voltage is measured via the HV pin that is connected at the bulk capacitor node. The current I_{HV} is sampled in the IC and processed for the following functions:

- Brown-in protection (Chapter 4.3.4)
- Brown-out protection (Chapter 4.3.5),
- Propagation delay compensation (Chapter 4.2.3),

In all these functions, the current $I_{\rm HV}$ represents the bulk voltage.

4.2.3 **Propagation delay compensation (PDC)**

Due to the gate driver turn-off propagation delay t_{PD} , the level V_{CSOCP1} set by the OCP1 comparator will not directly control the inductor peak current, I_{LPk} .

Without propagation delay, the peak current would be given by $I_{LPk} = R_{CS}^{-1} \cdot V_{CSOCP1}$. However, due to the propagation delay, the OCP1 level is exceeded by

$$R_{CS} \cdot I_{Lpk} = V_{CSOCP1} + V_{CSPD}(V_{Bulk})$$
⁽⁵⁾

where the propagation delay overshoot $V_{CSPD}(V_{Bulk})$ is

$$V_{CSPD}(V_{Bulk}) = \frac{R_{CS}}{L_{Pri}} \cdot t_{PD} \cdot V_{Bulk}$$
(6)

In Figure 17 related example waveforms are presented.



Functional Description




Figure 17 Propagation Delay and Propagation Delay Compensation

On the left side, the bulk voltage is low, the slope of inductor current and of the CS voltage are low, too. When the CS voltage reaches the OCP1 level, the gate driver turns off and the inductor current reaches its peak after the turn off propagation delay t_{PD} . The turn off propagation delay t_{PD} includes the delay t_{CS} of the filter capacitor connected to CS pin and the resistor connected between shunt resistor and CS pin (see Typical Application Figure). The overshoot of the inductor current due to propagation delay is small due to the small slope

$$\frac{dV_{CS}}{dt} = \frac{R_{CS} \cdot V_{Bulk}}{L_p} \tag{7}$$

The right side of Figure 17 shows the same operating waveforms for a higher bulk voltage. In this case, the OCP1 comparator limit needs to be less than on the left side to reach the same inductor peak current. Although the propagation delay remains the same, the slope as well as the overshoot due to propagation delay is larger.

The XDPS21071 controller is defined to measure the HV current I_{HV} representing the bulk voltage V_{Bulk} . The OCP1 comparator limit is adjusted depending on the measured bulk voltage so that the real peak current due to the propagation delay is compensated. For this HV pin needs to be connected to V_{Bulk} .

Consequently, any CS peak parameter V_{CSx} is specified in the electrical characteristics (Chapter 6.5) for a low-line use case (V_{CSxLL}) and for a high-line use case (V_{CSxLL}).

Low-Line Use Case (LL)

- $I_{\text{HVLL}} = 70 \ \mu\text{A}$ as for $V_{\text{Bulk}} = 72 \text{ V}$, $R_{\text{HV}} = 100 \ \text{k}\Omega$
- $(dv_{CS}/dt)_{LL} = 96 \text{ mV}/\mu \text{s as for } V_{Bulk} = 72 \text{ V}, L_{Pri} = 220 \mu\text{H}, R_{CS} = 0.294 \Omega$

High-Line Use Case (HL)

- $I_{\rm HVHL} = 370 \ \mu A$ as for $V_{\rm Bulk} = 372 \ V$, $R_{\rm HV} = 100 \ k\Omega$
- $(dv_{CS}/dt)_{HL} = 497 \text{ mV}/\mu\text{s}$ as for $V_{Bulk} = 372 \text{ V}$, $L_{Pri} = 220 \mu\text{H}$, $R_{CS} = 0.294 \Omega$

These use cases set the corners of the propagation delay compensation which operates in a linear manner so that the typical OCP1 threshold for any I_{HV} is given by

 $\frac{V_{CSx}(I_{HV}) - V_{CSxLL}}{I_{HV} - I_{HVLL}} = \frac{V_{CSxHL} - V_{CSxLL}}{I_{HVHL} - I_{HVLL}}$

(8)



4.2.4 Soft-start

The IC control provides a soft-start during initial startup and auto-restart cycles. The soft-start slew rate is defined by the step ΔV_{CSS} = 2.5 mV taking place every time step of t_{Base1} = 52.14 µs. Furthermore, the peak current start level is determined by the parameter V_{CSSS} .

The soft-start phase is latest finished after V_{CS} has ramped up to the maximum level of V_{CSmax} (see Figure 18).

The total soft-start time t_{SSmax} is therefore based on the following equation:

 $t_{SSmax} = t_{Base1} \cdot \frac{V_{CSmax} - V_{CSSS}}{\Delta V_{CSS}}$

(9)

The associated ramped up peak current limitation is determined by internal digital numbers, which are not depending on the propagation delay during peak current limitation process.




Figure 18 Soft-start timing

The internal soft-start phase is finished once the voltage level at MFIO pin is getting lower than 2.42 V. Then the setting for CS limitation is determined by the feedback signal at MFIO pin via the frequency law (see Chapter 4.2.8.1).

4.2.5 Leading edge blanking (LEB) at CS pin

A digital leading edge blanking filter with t_{CSLEB} = 269 ns (see Chapter 5) is integrated in the OCP1 peak current control path to prevent the current limitation process from distortions, caused by the leading edge spike at the switch-on of the power MOSFET (see Figure 19). The LEB applies only for the OCP1 comparator (see Figure 3) that is used for cycle-by-cycle peak current limitation. The LEB needs also to ensure a monotonous peak current control without being impacted by ringing taking place directly after the leading edge spike.




Figure 19 Leading edge blanking



4.2.6 Spike blanking at CS pin for 2nd level over-current detection (OCP2)

A further comparator OCP2 is implemented at CS pin (see Figure 3) to detect dangerous current levels (see Chapter 5), which could occur if one or more transformer windings are shorted or if the secondary side diode is shorted. To avoid an accidental trigger by exceeding this 2nd level over-current protection threshold $V_{CSOCP2} = 0.8 \text{ V}$, a spike blanking time $t_{CSOCP2BL} = 616.2 \text{ ns}$ (see Chapter 5) is implemented in the output path of the OCP2 comparator.

4.2.7 Gate driver output GD0 and GD1

The gate driver GD0 and GD1 are of the same type. The GD0 is used for controlling the main MOSFET connected to the primary main inductance of the flyback transformer. The GD1 is used for controlling the FFR mode (see Chapter 4.2.8) by driving the dedicated MOSFET that is connected to the ZVS winding at the flyback transformer.

The gate driver output stages consist of a regulated current source connected to VCC pin and a MOSFET switch connected to GND (see Figure 20 and Figure 21). The peak source current at GDx is set to $I_{\text{GDxHPKSRC}}$ = -118 mA. The MOSFET switch provides a discharge path for the main power MOSFET with a sink capability of $R_{\text{GDxLSNK}} \leq 6.5 \Omega$.

The controlled source current determines together with the gate-source capacitance C_{GS} and the gate-drain capacitance C_{GD} of the external power MOSFET the rising slope during turn-on phase (see Figure 22). The gate driver state control ensures that the charged gate driver output voltage is clamped at the level V_{GDxH} = 10.5 V.

The external gate resistor R_{GDx} is therefore only meant for adjusting the peak sink current and the corresponding gate voltage falling slope during the turn-off phase. Here the turn-on behavior is mainly dominated by the controlled limited current source $I_{GDxHPKSRC}$ as the size of the external gate resistor is mainly limiting the higher peak sink current at GDx pin. When dimensioning the serial gate resistor R_{GDx} , also a minimum load capacitance needs to be considered after R_{GDx} (see Chapter 9.1), which needs to be provided by the corresponding gate-source capacitance C_{GS} of the external power MOSFET. This ensures a smooth and stable settling of the voltage level V_{GDxH} at the end of the turn-on phase.




Figure 20 GD0 output stage structure






Figure 21 GD1 output stage structure




Figure 22 Gate drive output

4.2.8 Multi-mode operation

The multi-mode operation consists of two different operation modes that are controlled by the feedback voltage signal at MFIO pin (see Table 3).

Table 3 Overview multi-modes

Symbol	Operation Mode	Description
BM	Burst mode	Chapter 4.2.9
FFR	Forced frequency resonant mode during BM and DCMx operation	Chapter 4.2.12

The configurable multi-mode operation depends on the inductance design, switching frequency, load condition and the bulk voltage V_{Bulk} . It is characterized by the frequency scheme and peak current correlation shown in Figure 23. The peak current limit V_{CSPK} (y-axis) and the frequency limits are set according to the input signal at MFIO pin. The peak current limits for V_{CSPK} are shown for the low and high-line use case (see Chapter 4.2.3), which consider the propagation delay compensation (PDC). The border for entering the burst mode (BM) is determined by the setpoint D. The actual peak current and the actual switching frequency areas follow:



- in DCM1, DCM2 and DCM3 operation, the peak current and the switching frequency are directly given by the curve A-B-C-D.
- in DCM1 the peak current changes with the voltage V_{MFIO} and the switching frequency is fixed.
- in DCM2 the peak current is fixed, and the switching frequency changes with $V_{\rm MFIO}$.
- in DCM3 the peak current changes with the voltage V_{MFIO} and the switching frequency is fixed until CRM operation is taking place. The start of CRM cycles is depending on V_{Bulk} . The frequency in DCM3 is configurable. The highest frequency is 139.4 kHz.
- the multi-mode controller selects the operating mode (BM, DCM1, DCM2, DCM3 with FFRZVS or CRM)

CRM switching cycles occur in DCM3 when the Vbulk voltage exceeds a lower Vbulk voltage level and the remaining off-time is not sufficient to fully demagnetize the flyback transformer. In this mode no zero crossing is detected before the end of the switching period determined, however IC gate is only allowed when zero crossing is detected. In such condition, IC will wait the demagnetization finshes until the first zero crossing comes, once zero crossing is detected, IC will allow gate on. The fix frequency operation will be bypassed here and frequency will be reduced and IC will switch at valley.

The following Figure 23 shows an example of using all possible multi-mode operation phases that are determined by the corresponding setpoints A, B, C and D. The specific frequency law setting for XDPS21071 based on the FW: REV 1.0 is shown in Chapter 4.2.8.1. Setpoints A and B can change from lowest switching frequency (burst frequency) e.g. 30 kHz to maximum switching frequency 139.4 kHz. Setpoint B and C are also configurable, i.e V_{mfioc}, VmfioB, V_{csC} are also configurable, so the middle to light load efficiency can be optimized for different combination of frequency and peak current.

There is a special condition to limit the maximum frequency, when the bulk voltage is higher than $V_{bulk_high}=200V$ and ZCD pin voltage is lower than $V_{zcd_low}=1.30V$, the frequency will be clamped to f_{clamp} which is a configurable based on different system design, the default value is 105 kHz. When the bulk voltage is less than 200V and zcd pin voltage is higher than 1.47V, the fclamp will be removed. By lower the frequency and work in DCM, switching loss can be reduced at high line and thus increase efficiency.



Functional Description




Figure 23 Configurable frequency law and peak current schemes depending on signal at MFIO pin

4.2.8.1 Frequency law setting for XDPS21071

The frequency law setting for XDPS21071 based on the is defined by the set point A, B, C and D as shown in Table 4.

Table 4	Corner points for frequency limitation curve and peak current setting for XDPS21071
---------	---

Setpoint		
A	Corner point for maximum current at fixed frequency	
	<i>V</i> _{MFIOmax} = 2.42 V	
	$f_{SWmax} = 139.4 \text{ kHz}$ $V_{CSmaxLL} = 594 \text{ mV}$ $V_{CSmaxHL} = 392 \text{ mV}$	
	V _{CSmaxLL} = 594 mV	
	V _{CSmaxHL} =392 mV	



Functional Description

В	Corner point for border between DCM3 and DCM2 for frequency reduction		
	$V_{\rm MFIOB}$ = 1.82 V		
	$f_{\text{SWB}} = 140 \text{ kHz}$		
	$V_{CSBLL} = 443 \text{ mV}$		
	$V_{\text{CSBHL}} = 366 \text{ mV}$		
С	Corner point for border between DCM2 and DCM1 for fixed frequency and peak current reduction		
	$V_{\rm MFIOC}$ = 1.01 V		
	$f_{\rm SWC}$ = 24.9 kHz		
	$V_{\rm CSCLL} = 443 {\rm mV}$		
	V _{CSCHL} = 366 mV		
D	Corner point at minimum frequency setting		
	V _{MFIOD} = 0.408 V		
	$f_{\text{SWmin}} = 24.9 \text{ kHz}$		
	$V_{\rm CSminLL} = 92 {\rm mV}$		
	V _{CSminHL} =15 mV		

4.2.9 Frequency jittering

In order to improve the EMI performance, the XDPS21071 enables frequency jittering at heavy load where the switching frequency is the maximum (f_{SWmax}). The frequency jittering can improve the EMI signature.

Both the frequency amplitude and frequency period will jitter over time as shown in Figure 24 and Figure 25. The default jittering magnitude is \pm 3.125% of the maximum switching frequency f_{SWmax} and the jittering period is 3.2ms.




Figure 24 Frequency jitter range






Figure 25 Jittering magnitude and period

Table 5	Frequency jitter parameters
---------	-----------------------------

Parameter Name	Physical value	Digital value
A_Jitter_percent_val	3.125%	5
A_Jitter_period_val	3.2ms	3

4.2.10 Burst mode operation

The burst mode (BM) is entered at light load to optimize efficiency and correlated total power consumption. The BM consists of three main phases:

- Burst mode entry (see 4.2.10.1)
- Burst operation (see 4.2.10.2)
- Burst mode exit (see 4.2.11)

The burst mode control is described in the following chapters based on the block diagram in Figure 27 and the signal overview in 4.2.10.1.




Figure 26 Block diagram burst mode control






Figure 27 Burst mode signals

4.2.10.1 Burst mode entry

Figure 27 is showing a typical signal scheme for entering quiet burst mode. The frequency law limits the minimum possible power transfer defined at the setpoint D (see Chapter 4.2.8.1). With decreasing load, the voltage at MFIO pin sinks. Once the voltage at MFIO pin falls below the burst mode entry threshold $V_{MFIOBMEN}$, BM is then entered, the IC initiates a burst-off phase, where the IC current consumption is reduced to $I_{VCCQuBM2}$. Afterwards, the voltage at MFIO pin controls the output voltage control via the two-point regulator (see Chapter 4.2.10.2).

As the MFIO voltage determines the frequency and current command value, i.e the power. The efficiency at different output voltage is also different. A look up table (LUT) based burst mode entry is implemented to cover very small burst enter/leave hysteresis. Based on the sensed ZCD voltage signal which is output voltage related, a different V_{MFIO} is used to determine the entering energy for burst mode operation. The small the output voltage, the bigger the entering energy, i.e larger Vmfio

4.2.10.2 Burst operation

The two-point regulator, that is activated during burst mode operation, is implemented with the comparators C5 and C6 (see Figure 26) with the two thresholds $V_{MFIOBMWK}$ and $V_{MFIOBMPA}$ to determine the burst-on and burst-off phase depending on the feedback signal at the MFIO pin. During this phase, the error signal is now used for the two-point regulator scheme, whereas it correlates with the inverse output voltage AC ripple signal shape (see Figure 27). The wake-up threshold $V_{MFIOBMWK}$ determines the output voltage bottom peak ripple point and the pause threshold $V_{MFIOBMPA}$ determines the output voltage upper peak ripple point. Once the voltage at the MFIO pin exceeds the threshold $V_{MFIOBMWK}$, IC will be waked-up, it takes $t_{MFIOBMWK} = 26.6 \,\mu$ s till the first gate pulse of the burst sequence starts. The switching cycles during burst-on phase are predefined and not depending on the voltage at the MFIO pin. All burst sequence pulses have the same switching frequency f_{SWBSPx} , but progressive changed voltage V_{CSBSPx} as shown in Table 17. All following pulses have then the same peak value for V_{CS} as the fourth pulse V_{CSBSP4} . The peak value of the V_{cs} determines, together with the set frequency f_{SWBSP4} , the deliverable limited maximum power during the quiet burst operation. If the output load is exceeding the deliverable limited power for the burst operation, the voltage at MFIO pin will increase. After it exceeds the burst mode exit threshold $V_{MFIOBMEX}$, the control IC may exit burst mode (see Chapter 4.2.11).



4.2.11 Burst mode exit

At load jumps above the burst mode exit power level, a fast burst mode exit is supported to limit the drop in output voltage. A sudden load demand causes a rising slope at MFIO pin. Once the voltage V_{MFIO} exceeds the threshold $V_{MFIOBMEX}$, the IC exits the burst mode immediately.

Once burst mode is exit, the two-point regulation is terminated and the next pulse is determined by the fixed peak current setting V_{CSBMEX} . The further consecutive pulses are determined by the frequency law (see Chapter 4.2.8) with the voltage V_{MFIO} controlling the switching cycles.

4.2.12 Forced frequency resonant (FFR) mode operation

XDPS21071 provides a special forced frequency resonant (FFR) mode to reduce significantly switching losses during operation in discontinuous conduction mode (DCM). Furthermore conducted EMI in the high frequency spectrum > 10MHz and especially radiated EMI can be greatly reduced, which supports the usage of high speed optimized super junction MOSFETs. The idea is to turn on the main power MOSFET only at a controlled lowest drain voltage level in a self-generated oscillation period after demagnetization phase of the flyback transformer has been finished. This self-generated oscillation period is derived from an additional gate driver pulse that introduces to the flyback transformer at a self-determined time a defined negative magnetization. The level of negative magnetization current can be configured (see Chapter 5)

Compared to the so called quasi-resonant (QR) operation, which is focusing on turning on the main power MOSFET only in the valleys after transformer demagnetization, the FFR provides full control on the switching frequency and the drain voltage swing down level for turning on the MOSFET. Higher frequency design approaches can now be exploited for low line without compromising on efficiency and EMI for the high line operation. When reducing the load, frequency foldback to lowest frequency levels can be supported with avoiding any hard switching cycle (see Chapter 4.2.8.1).

Figure 28 shows the required signals in the application for FFR mode operation. The second gate driver GD1 drives Q1 for initiating the self-controlled zero voltage switching (ZVS) cycle. The HV pin provides the V_{Bulk} voltage measurement to adapt the timings for the ZVS pulse.




Figure 28 Required signals for forced frequency resonant (FFR) mode operation



The ZCD pin provides the zero crossing detection to enable main gate generation. The ZVS gate can be enabled based on configurable line voltage with 20Vdc hysteresis.

Figure 29 shows the FFR mode signal wave forms and associated timings. The FFR mode is caused by introducing a ZVS pulse via the gate driver GD1 during the time frame t1-t2 and subsequent dead-time t_{ZVSdead} from t2-t3 until gate driver GD0 turns on the main power MOSFET. The dead-time t_{ZVSdead} should be dimensioned in such a manner that the turn-on of GD0 takes place at the minimum drain voltage oscillation magnitude, which correlates to a transformer magnetization close to zero. The forced frequency operation of GD0 is achieved by directly controlling the switching period t_{SWperiod} of GD0. GD1 is prematurely turned on after the delay time t_{ZVSdelay} , when a zero crossing has been detected.




Figure 29 Signal overview for forced frequency resonant mode operation

The length of the ZVS pulse and the charged voltage of the ZVS capacitor determine the amount of introduced negative transformer magnetization. A higher level of introduced negative magnetization leads to a lower drain voltage swing down, which could further optimize the switching losses and high frequency EMI behavior of the main power MOSFET. However, as this comes along with the expense of increased power losses associated with the additional ZVS pulse generation, a trade off needs to be found to maximize the potential increase in efficiency and reduction in EMI. Depending on the chosen main power MOSFET different drain voltage levels might be adapted for turning on the main power MOSFET. This is mainly depending on the output capacitor characteristic of the power MOSFET, which is highly nonlinear increasing, when going for low drain voltages. The amount of necessary negative magnetization current increases with the size of the output capacitor of the power MOSFET and parastics coupling capacitor of transformer. Therefore the dimensioning for the ZVS pulse generation is significantly depending on the system dimensioning. The default parameter set is optimized for a 45 W USB PD adapter.



The required ZVS pulse length t_{GD1on} is depending on V_{Bulk} . The GD1 on-time t_{GD1on} needs to increase with increasing V_{Bulk} to ensure the same low drain voltage level for turning on the main power MOSFET for the whole VAC input range. Whereas the ZVS dead-time is fixed at $t_{ZVSdead}$ = 220 ns (see Chapter 5.2).

The default configured relationship between *t*_{GD10n} and *V*_{Bulk} and determined by following implemented equation:

 $t_{GD1on} = \left(BULK_VOLTAGE(V) \cdot \frac{K_{zvsonfactor}}{65536} \frac{ns}{V}\right) * 15.15ns + 31.6 ns$

(10)

The parameter BULK_VOLTAGE(V) is calculated based on the measured current at HV pin I_{HV} via the external resistor $R_{HV} = 102$ k Ω . Figure 30 shows the default configured relationship between the controlled ZVS pulse length t_{GD1on} and V_{Bulk} based on default K_{zvsonfactor}=3200.




Figure 30 V_{Bulk} depended adaptive ZVS pulse length t_{GD1on}

4.2.13 UART function at GPIO pin

GPIO pin provides a digital IO interface for UART communication. Configuration of defined parameters and HW setups are supported (see Chapter 5.2). The UART function at GPIO pin is normally enabled till the VCC brown-in is reached (see Chapter 4.1.2). After VCC brown-in, the UART function is disabled.

On the other hand, the UART function can be kept enabled during normal operation by sending a corresponding soft command before VCC brown-in. Then configuration "on the fly" is supported and change of parameters during normal operation is possible.

4.3 Protection features

Table 6 shows the protection features and their corresponding reaction on malfunction. Two protection modes (auto-restart mode and latch mode) as well as a HW reset (IC reset by VCC under-voltage lockout) are implemented.

Note: All protection features w/o UVOFF only apply during normal operation. During sleep phase (in burst or protection mode), neither pin measurement of pin voltage nor temperature sensor is active.

Table 6Protection Features

Protection Feature	Symbol	Reaction	Description
VCC Under-Voltage lockout	UVOFF	Deactivate IC	Chapter 4.3.3



Functional Description

Brown-In Protection (when Brown-in conditions not met)	BIP	Block switching	Chapter 4.3.4
Brown-Out Protection	BOP	Stop switching	Chapter 4.3.5
Over-Current Protection level 1	OCP1	CbC limit	Chapter 4.3.6
Over-current protection level 2	OCP2	Auto-restart	Chapter 4.3.7
High input at CS pin (> 200 μs)	CShigh	Auto-restart	Chapter 4.3.8
MFIO pin High	MFIOH	Auto-restart	Chapter 4.3.9
Internal Over-Temperature Protection	IntOTP	Auto-restart	Chapter 4.3.10
Primary side output Over-Voltage Protection	VoutOVP	Auto-restart / Latch mode	Chapter 4.3.11
Over load protection	OLP	Auto-restart	Chapter 4.3.12
CS pin short protection	CSP	Auto-restart	Chapter 4.3.13

4.3.1 Auto-Restart Mode (ARM)

Once the auto-restart mode is entered, the IC stops the gate driver switching at GD0 pin and enters stand-by mode with reduced current consumption of $I_{VCCquAR}$ = 160 µA. After the auto-restart off-time t_{AR} = 3 s, the control IC resumes its operation with soft-start after the VCC capacitor is charged up and the VCC voltage reaches its turn-on threshold. During the auto-restart off-phase, the HV startup-cell is operating in the bang-bang mode (see Chapter 4.1.5.2) to keep the VCC voltage at a high level to have enough energy stored in the VCC capacitor for the system startup.

4.3.2 Latch Mode (LM)

When latch mode is entered, the gate driver switching at GD0 pin is stopped and the control IC enters stand-by mode where the current consumption is reduced to $I_{VCCquLM}$ = 150 µA. During the latch mode the HV startup-cell is operating in the bang-bang mode to keep the IC alive and staying in latch mode. Here the voltage V_{VCC} is varying in a wider range compared to the bang-bang mode operation in auto-restart mode (see Chapter 4.1.5.1).

4.3.3 VCC Under-Voltage lockout (UVOFF)

The implemented VCC under-voltage lockout (UVLO) ensures a defined activation and deactivation of the IC operation depending on the supply voltage V_{VCC} . The UVLO contains a hysteresis with the voltage thresholds $V_{VCCon} = 20.5 \text{ V}$ for activating the IC. For deactivating the IC, two thresholds are defined. They are:

- V_{VCCoff} = 7.2 V during normal operation / during auto-restart break time
- $V_{\rm VCCoffBO}$ = 9.6 V after brown-out detected

The higher $V_{VCCoffBO}$ threshold leads to earlier deactivation of the IC and earlier charge-up of the VCC capacitor and supports a new system startup earlier.

Both VCC on- and off-thresholds contain a spike blanking t_{vCCon} and t_{vCCoff} .

4.3.4 Brown-In Protection (BIP)

At initial power-up or auto-restart, the brown-in condition at the HV pin and at the VCC pin must be fulfilled for starting the soft-start procedure. The controller measures the current at HV pin through the internal shunt resistor $R_{\rm M}$ (see Figure 3). The input brown-in is fulfilled if the current $I_{\rm HV}$ exceeds the threshold $I_{\rm HVBI}$ = 1.15 mA. The VCC brown-in is fulfilled if the voltage $V_{\rm VCCBI}$ is above the threshold $V_{\rm VCCBI}$ = 15 V. No blanking time applies for brown-in detection. If one of the brown-in conditions is not fulfilled, the IC stays active, but without gate switching. The voltage at VCC pin drops then. Once it falls below the



threshold V_{VCCoff} = 7.2 V, the control IC is deactivated, and the startup cell is turned on automatically to charge up the VCC capacitor.

4.3.5 Brown-Out Protection (BOP)

The brown-out protection for bulk voltage prevents the IC from operating with a too low line voltage, which could lead to high RMS current stress in the application. Brown-out detection is also performed via the HV pin as for brown-in detection. Here an under-voltage detection of the bulk voltage V_{Bulk} is provided to support brown-out protection. The measured current I_{HV} is compared with the bulk under-voltage detection threshold $I_{\text{HVBO}} = 0.443$ mA. The brown-out protection applies if bulk under-voltage is detected for certain blanking time. This blanking time is set to $t_{\text{HVBO}} = 1.09$ ms during normal operation and to $t_{\text{HVBOSS}} = 5.27$ ms during soft-start phase. Once brown-out protection is entered, the IC stops switching, but it is still active and the VCC turn-off threshold is increased to $V_{\text{VCCoffBO}} = 9.6$ V. Once VCC falls below V_{VCCoffBO} , the HV startup cell turns on to charge up the VCC capacitor (see Chapter 4.1.3).

4.3.6 Over-Current Protection level 1 (OCP1)

The over-current protection level 1 (OCP1) is performed by means of the cycle-by-cycle peak current control via the comparator OCP1 (see Figure 3). A leading edge blanking (see Chapter 4.2.5) prevents the IC from false switching-off the power MOSFET due to the leading edge spike. The maximum peak setting for V_{CS} is compensated by the propagation delay compensation (see Chapter 4.2.3), to provide an input voltage level independent current limitation. The highest peak setting for V_{CS} of $V_{CSmaxLL}$ (max) = 594 mV occurs at low-line and defines the maximal saturation current of the flyback transformer.

4.3.7 Over-Current Protection level 2 (OCP2)

The over-current protection level 2 (OCP2) protects the flyback converter under critical fault conditions such as shorted transformer windings or shorted secondary side rectifier diode. In this case, the repeating cycle-by-cycle over-current protection level OCP1 cannot properly limit the inductor current due to the very steep slope of the current ramp and the propagation delay in the peak current control. With the over-current protection OCP2, once the threshold $V_{CSOCP2} = 0.8 \text{ V}$ is exceeded for longer than $t_{CSOCP2BL} = 616.2 \text{ ns}$ during normal operation or $t_{CSOCP2BL} = 1.001 \text{ µs}$ during startup operation, autorestart mode (see Chapter 4.3.1) is entered. In this way, over-heating of the flyback converter is avoided.

4.3.8 High input at CS pin (CShigh)

The CS pin can also be used in a combined manner for a high input signal like external over-temperature which is having a temperature detection circuit together with a reference voltage, to trigger auto-restart mode (see Chapter 4.3.1). The auto-restart mode is triggered by pushing up the CS pin for 10ms. The trigger threshold for CShigh is $0.5V \sim 0.8V$. In case of transformer short winding, V_{CS} voltage goes quickly above V_{CSOCP2}; IC will stop the gate and goes to auto-restart mode after OCP2 blanking time $t_{CSOCP2BL}$.

4.3.9 MFIO pin high (MFIOH)

There are several phenomena that causes MFIO pin high; feedback loop open, overload, etc. The feedback open-loop protection is implemented by means of a digital comparator C2 (see Figure 3). When the voltage at MFIO pin exceeds the threshold $V_{MFIOH} = 2.41$ V, a timer is triggered. Auto-restart mode (see Chapter 4.3.1) is entered if the timer exceeds the period of $t_{MFIOH} = 31.3$ ms. This is mainly for open loop and startup protection, during startup, since the output voltage hasn't reach the setpoint, MFIO pin voltage is always high.

4.3.10 Internal over-temperature detection (IntOTP)

An internal over-temperature protection is implemented in this control IC. Once the internal temperature exceeds the threshold of T_{JOTP} = 130 °C for longer than the blanking time t_{JOTP} = 10.5 ms, internal over-temperature is detected and the



control IC enters auto-restart mode (see Chapter 4.3.1). The normal operation will be resumed if the internal temperature is dropped by 20 °C from T_{JOTP} .

4.3.11 **Primary side output Over-Voltage Protection (VoutOVP)**

The IC provides primary side output over-voltage detection via the ZCD pin. Here the reflected output voltage from the flyback transformer is sampled at ZCD pin during the demagnetization phase (see Chapter 4.2.1.1). In each switching cycle, the XDPS21071 compares the measured output voltage V_{ZCDVO} with the output over-voltage threshold V_{ZCDVO} = 2.75V.

That comparison can refer to

- the demagnetization phase of the same switching cycle or
- the demagnetization phase of an earlier switching cycle.

A blanking filter is implemented to avoid erroneous output over-voltage detection. This filter consists of a symmetrical counter. Each comparison where $V_{ZCDVO} < V_{ZCDOVP}$, will decrement the counter (but not below zero) while each comparison where $V_{ZCDVO} \ge V_{ZCDOVP}$ will increment the counter. If the counter is increased to N_{ZCDOVP} +1, auto-restart mode (see Chapter 4.3.1) is entered. This protection mode is a configurable parameter. It can be changed to latch mode (see Chapter 4.3.2) by .dp Vision.

4.3.12 Over load power protection

The IC provides protection against over load by means of the integrated maximum peak current limitation combined with an over-load timer (OLPT). Once OLP is detected, the control IC enters auto-restart mode (see Chapter 4.3.1).

XDPS21071 uses current mode control, so the OCP1 Look-Up-Table (LUT) values are designed by considering the propagation delay at different line voltages and operation modes. Once the OCP1 LUT value is hit, the OLP timer will start to count up. The counter will reduce the count if OCP1 LUT value is not hit in the cause of OCP1 protection. Finally the IC will enter AR if protection timer reaches the pre-definite time.

This protection can distinguish with open loop protection by setting different OLP timer. E.g during power up, Vmfio is always high before voltage rise up, so with different timer, it can separately control the open loop protection and over load protection.

Protection	Parameter Name	Protection level	Digital value	Blanking time
OLP	L _{OLP}	0.594 V @ 80 V _{DC} 0.392 V @ 376 V _{DC}	255 @ 80 V _{DC} 202 @ 376 V _{DC}	31.3ms

Table 7Power protection parameters

4.3.13 CS pin short protection

During fisrt power up, IC will check three pulses continuously, if the pulses length are longer than 1.5 μ s, IC will go to auto restart mode.



Configuration

5 Configuration

This chapter contains an overview about the parameters and functions that can be configured via the UART interface at GPIO pin. Furthermore the configuration procedure is described. Mapping overviews show the correlation between the data sheet parameters and the correlated firmware symbols. Furthermore the equations are listed to provide the specific correlation between the configured FW parameter and the system parameter.

The chapter "configuration" is grouped in following sections:

- Overview of configuration parameters using .dp Vision (Chapter 5.1)
- Overview of configurable parameters and functions (Chapter 5.2)

The following shown default parameter settings correlate to the firmware version REV 1.4 .

5.1 Overview of configurable parameters using .dp Vision

The Infineon graphic user interface (GUI) .dp Vision connects to XDPS21071 via the isolated USB interface board called .dp Interface Gen2. The .dp interface Gen2 provides power via VCC to XDPS21071 and connects via UART interface at pin GPIO/UART. The common UART interface enables communication with the IC even without the interactive GUI tool. This allows easy configuration during mass production.

For project development, a graphic user interface called .dp Vision guides the designer through the configuration of parameters. More detailed information on .dp Vision can be found in the .dp Vision User Manual prepared by Infineon.

5.2 Overview of configurable parameters and functions

There are 2 types of parameters; configurable and fixed. The configurable parameters are allowed to change. On the other hands, the fixed parameters are not recommended to change. The list of parameters shown is default value and has been verified in the 45W HD adapter demonstrator. The parameters are typical values. Please refer to the corresponding electrical characteristics in Chapter 6.5 for the min/max tolerances.

5.2.1 Configurable parameters and functions

The following table shows the default value of the configurable parameters. If necessary, the parameters can be changed.

Feature	eature Parameter Default Description		Chapter/Table		
Propagation delay	PDC_FACTOR	13000d	Propagation Delay Compensation factor		
compensation for peak current control	PDC_OFFSET	0d	Chapter 4.2.3,		
Leading edge blanking (LEB)	$t_{\rm CSLEB}$	269 ns	Blanking filter at CS pin to avoid erroneous turn- off of GD0 due to leading edge spike at GD0 turn- on	Chapter 4.2.5	
ZVS dead-time	$t_{\scriptscriptstyle { m ZVSdead}}$	220 ns	Dead-time between end of ZVS pulse at GD1 and start of GD0		
ZVS pulse length factor	$k_{\scriptscriptstyle {\rm ZVSonfactor}}$	3200	ZVS pulse length factor	[–] Chapter 4.2.11	
Gate driver capability	I_GD0_drive	31mA	Sourcing current of Gate driver 0	Chapter 4.2.7	
Protections	T _{JOTP}	130 °C	Internal Over-temperature detection level	Chapter 4.3.10	

Table 8 List of configurable Parameters



Configuration

	t _{ocp2}	600ns	Blanking time for OCP2 of Vcs signal		
	t _{peakpower}	30ms	Blanking time for overload protection		
	En_OLP	Enabled	To enable or disable over load protection		
	Response_OVP	Autorestart	Protection mode for OVP, configurable for AR or Latch	Chapter 4.1.5	
	Vcs_bst	0.128V	Burst mode current limit		
	Freq_bst	Freq_bst 50.0 kHz Burst mode frequency			
Burst mode parameters	V_bst_pause	1.35V	Pause threshold at MFIO pin during on-phase in burst mode operation	Chapter 4.2.10	
	V_bst_exit	2.00V	Burst mode exit voltage at MFIO pin		
	T_reentry_bst	ost 5ms minimum time to re-entry the burst mode			
۲requency law settings ا	F _{sw_A}	140kHz	Frequency settings for point A	Chapter 4.2.8	
	V _{mfio_C}	1.00V	MFIO pin corner point C voltage	-	
	V _{mifo_B}	1.80V	MFIO pin corner point B voltage		
	V _{cs_BC}	0.45V	Current sense limit between point B and C		
	f _{clamp}	105kHz	Frequency clamp when Vin>200 V, Vzcd<1.28 V		
Adaptive Vcs offset	K_V _{cs_offset}	28000	Gradient for compensation curve		
	V _{cs_offset_} V _{zcdzeropoi}	79	ZCD voltage level(digital value) without Vcs offset	Chapter 4.2.1.3	
	En_V _{cs_offset}	Enabled	To enable or disable V _{cs_offset compensation}		



Electrical Characteristics

6 Electrical Characteristics

All signals are measured with respect to ground GND pin. The voltage levels are valid if other ratings are not violated. *Attention: Limits are subject to change according to test engineering results*

6.1 Definitions

Figure 31 illustrates the definition for the voltage and current parameters used in this data sheet.




Figure 31 Voltage and Current Definitions

Values indicated under "absolute maximum ratings" must not be exceeded.

Values indicated under "operating conditions" can be exceeded if a corresponding explicit "absolute maximum rating" is given for this parameter, but the related function of the device is not ensured.

6.2 Absolute Maximum Ratings

Stresses above the values listed below may cause permanent damage to the device. Exposure to absolute maximum rating conditions for given periods may affect device reliability. Maximum ratings are absolute ratings; exceeding anyone of these values may cause irreversible damage to the device.

Parameter	Symbol	Limit Values		Unit	Remarks
		min	max		
Voltage at VCC pin	V _{vcc}	-0.5	26	v	3)
Voltage at GD0 pin	V _{GD0}	-0.5	V _{vcc} +0.3	v	Internally clamped to V_{GDOH}
Average current at GD0 pin	I _{GD0} _{AVG}	—	20	mA	¹⁾ , absolute average over 1 ms
RMS Current at GD0 pin		_	100	mA	²⁾ , RMS over 20 µs
Voltage at GD1 pin	V _{GD1}	-0.5	V _{vcc} +0.3	v	Internally clamped to V_{GD1H}
Voltage at HV pin	V _{HV}	-0.5	600	V	3)
Current at HV pin	I _{HV}	_	10	mA	
Voltage at ZCD pin	V _{zcd}	-0.5	3.6	V	3)
Maximum negative transient input voltage for ZCD	-V _{ZCD_TR}	_	2.0	V	⁴⁾ <500ns
Voltage at CS pin	V _{cs}	-0.5	3.6	V	3)

Table 9Absolute Maximum Ratings



Electrical Characteristics

Maximum negative transient input voltage for CS	$-V_{CS_{TR}}$	-	3	V	4)<500ns
Maximum transient input clamping current for ZCD and CS	-I _{cln_tr}	_	6	mA	4)<500ns
Maximum permanent input clamping current for ZCD	-I _{cln_dc_zcd}	-	3.5	mA	
Maximum permanent input clamping current for CS	-I _{cln_DC_CS}	-	2.5	mA	
Voltage at MFIO pin	V_{MFIO}	-0.5	3.6	V	3)
Voltage at GPIO pin	$V_{ m GPIO}$	-0.5	3.6	V	3)
Junction temperature	TJ	-40	125	°C	
Storage temperature	Ts	-55	150	°C	
Maximum power dissipation	Ртот	_	0.46	W	$T_{\rm A} = 60 ^{\circ}{\rm C}$ $T_{\rm J} = 125 ^{\circ}{\rm C}$ $R_{\rm thJA} = 141 {\rm K/W}$
Soldering temperature	T_{sold}	_	260	°C	⁵⁾ , wave soldering
ESD capability	V _{нвм}	_	2	kV	⁶⁾ , human body model
	V _{CDM}	_	500	V	⁷⁾ , charged device model
Latch-up capability	I _{LU}	_	150	mA	8)

¹⁾ Relevant w.r.t. electromigration.

²⁾ Relevant w.r.t. thermal heating at small duty cycles.

³⁾ Permanently applied as DC value.

⁴⁾ Negative range must fulfill clamping current limits

⁵⁾ According to JESD22-A111A

 $^{\rm 6)}$ According to ANSI/ESDA/JEDEC JS-001-2012

⁷⁾ According to JESD22-C101F

⁸⁾ According to JESD78D, 85 °C (Class II) temperature

6.3 Package Characteristics

Table 10Thermal Characteristics

Parameter	Symbol	Limit Values		Unit	Remarks
		min	max		
Thermal resistance from junction to ambient	$R_{ m thJA1}$	_	141	K/W	¹⁾ , JEDEC 1s0p
	$R_{ m thJA2}$	_	81	K/W	¹⁾ , JEDEC 2s2p
Creepage distance between HV vs. GND-related pins	D _{CR}	3.3	_	mm	

1) IC footprint and PCB trace with 35 μm Cu, T_{A} = 85 °C, 180 mW power dissipation



Electrical Characteristics

6.4 Operating Range

Table 11 shows the operating range, in which the electrical characteristics shown in Chapter 6.5 are valid.

Table 11Operating Range

Parameter	Symbol	Limit V	alues	Unit	Remarks
		min	max		
Junction Temperature	TJ	-25	125	°C	
Voltage at VCC pin	V _{vcc}	$V_{\rm VCCoff}$	V _{VCCon}	V	4)
Voltage at HV pin	$V_{ m HV}$	-0.3	600	V	
Current into HV pin	I _{HV}	_	5	mA	Limited by external R_{HV}
Voltage at ZCD pin	V _{zcd}	-0.3	3.3	V	An applied voltage lower than 0V needs to respect the negative maximum clamping current <i>I</i> _{ZCD}
Current into ZCD pin	I _{zcd}	-1.5	_	mA	
Voltage at CS pin	V _{cs}	-0.3	3.3	V	
Current into CS pin	I _{cs}	-10	0.1	mA	
Voltage at MFIO pin	V_{MFIO}	-0.3	3.3	V	
Voltage at GPIO pin	$V_{ m gpio}$	-0.3	3.3	V	
Voltage at GD0 pin	$V_{ ext{gd0}}$	-0.3	V _{vcc} +0.3	V	Internally clamped at $V_{ extsf{GDOH}}$
Voltage at GD1 pin	$V_{\rm GD1}$	-0.3	V _{vcc} +0.3	v	Internally clamped at V_{GD1H}
Minimum required capacitive load at GDx pin	$\mathcal{C}_{GDxload}$	1.5	_	nF	^{1), 2)} , $R_{GDxload} = 10 \Omega$ in series to $C_{GDxload}$
Low state output reverse current at GDx pin	-I _{GDxLREV}	_	100	mA	³⁾ , applies if $V_{GDx} < 0 V$ and driver at low state

¹⁾ Not tested in production test.

²⁾ See figure in Chapter 8.1

³⁾ Assured by design.

 $^{\rm 4)}$ In practical application design, the applied Vcc voltage nees to be less than 19V (min. value of V_{VCCon})



Electrical Characteristics

6.5 Characteristics

The electrical characteristics involve the spread of values given within the specified supply voltage and junction temperature range T_J from -25 °C to 125 °C. Typical values represent the median values related to T_J = 25 °C. All voltages refer to GND and the assumed supply voltage is V_{VCC} = 14 V, if not otherwise mentioned.

The following characteristics are specified

- Power Supply at VCC pin (Table 12)
- HV pin (Table 13)
- ZCD pin(Table 14)
- MFIO pin (Table 15)
- GPIO pin (Table 16)
- CS pin (Table 17)
- GDx pin (Table 18)
- IC Control Features (Table 19)
- IC Protection Features (Table 20)

Table 12 Electrical Characteristics of the Power Supply at VCC pin

Parameter	Symbol		Value	s	Unit	Note/Test Condition
		Min.	Тур.	Max.		
VCC UVOFF current	IVCCUVOFF	_	30	50	μA	$V_{\rm VCC}$ < $V_{\rm VCCon}$ (min) - 0.3 V
VCC operating current	I _{VCCop1}	_	7.5	8.7	mA	¹⁾ , normal operation with gate driver GDx output low, GPIO pin open, <i>I</i> _{MFIO} -=280 μA
	I _{VCCop2}	—	_	8.4	mA	¹⁾ , as for I_{VCCop1} , but $T_{J} = 110 \text{ °C}$
	I _{VCCop3}	—	_	8.2	mA	¹⁾ , as for I_{VCCop1} , but $T_{J} = 100 \text{ °C}$
	I _{VCCop4}	_	_	8.0	mA	¹⁾ , as for I_{VCCop1} , but $T_{J} = 85 \text{ °C}$
	I _{vccop5}	_	11	_	mA	¹⁾ , $C_{\text{load}} = 2 \text{ nF}$, $f_{\text{SWGDx}} = 83 \text{ kHz}$, $I_{\text{MFIO}} = -280 \mu \text{A}$, $T_{\text{J}} = 25 ^{\circ} \text{ C}$
VCC average quiescent current in latched mode	I _{VCCquLM}	0.080	0.150	0.300	mA	V _{vcc} =8 V, latch mode, MFIO, GPIO open
VCC average quiescent current during sleep phase in auto-restart mode	I _{VCCquAR}	_	0.160	0.310	mA	V _{vcc} =7 V, sleep phase in auto-restart mode, MFIO, GPIO open
VCC quiescent current during sleep phase in	I _{VCCquBM1}	—	0.18	1.2	mA	Burst mode entered, MFIO, GPIO pin open
quiet burst mode	I _{VCCquBM2}	_	0.46	1.5	mA	¹⁾ , ²⁾ , burst mode entered, I _{MFIO} =-280 μA, GPIO pin open



Electrical Characteristics

	I _{VCCquBM3}	-	-	1.2	mA	¹⁾ , as for $I_{VCCquBM2}$, $T_{J}=110^{\circ}C$
	I _{VCCquBM4}	-	_	1.0	mA	¹⁾ , as for <i>I</i> _{VCCquBM2} , <i>T</i> _J =100 °C
	I _{VCCquBM5}	_	_	0.8	mA	¹⁾ , as for $I_{VCCquBM2}$, $T_{J}=85^{\circ}C$
VCC turn-on threshold	V _{VCCon}	19	20.5	21.5	V	$dV_{\rm vcc}/dt$ =0.2 V/ms
VCC turn-off threshold	V _{VCCoff}	6.84	7.2	7.56	V	During normal operation, IC latched and auto-restart break time
	$V_{ m vccoffbo}$	9.12	9.6	10.08	V	After brown-out detected
VCC turn-on/off hysteresis during normal operation	$V_{ m vCChysOP}$	_	13.3	-	V	1)
VCC turn-off blanking time	$t_{ m vCCoff}$	550	—	_	ns	¹⁾ , 1 V overdrive
VCC turn-on delay	$t_{ m vCCon}$	_	_	2	μs	1)
VCC threshold for turning on HV startup cell in protection mode	V _{VCCBBon}	8.5	9	9.5	V	¹⁾ , bang-bang mode during auto-restart and latch mode
Blanking time for turning on HV startup cell in auto-restart and latch mode	t _{vccввоп}	0.6	_	2.2	μs	¹⁾ , 1 V overdrive, bang-bang mode
VCC threshold for turning off HV startup cell in auto-restart and latch mode	V _{VCCBBoff}	19	20.5	21.5	V	
Blanking time for turning off HV startup cell in auto-restart and latch mode	$t_{ m vCCBBoff}$	0.7	-	2.4	μs	¹⁾ , 1 V overdrive, bang-bang mode
VCC brown-in threshold	V _{VCCBI}	8.4	9.1	9.7	V	1), 3)

¹⁾ Not tested in production test.

 $^{2)}$ Current value is based on the sum of external sink current I_{MFIO} and IC quiescent current $\mathit{I}_{VCCquBM1}$.

³⁾ See configuration Chapter5

Table 13 Electrical Characteristics of HV pin

Parameter	Symbol		Values		Unit	Note/Test Condition
		Min.	Тур.	Max.		



Electrical Characteristics

Brown-in threshold	I _{нvвi}	1.10	1.156	1.21	mA	¹⁾ , ²⁾ , no blanking
Brown-out threshold	I _{нуво}	0.420	0.443	0.465	mA	with blanking <i>t</i> _{HVBO}
Brown-out blanking time during normal load	t _{hvbo}	0.99	1.09	1.21	ms	1), 2), 3)
Brown-out blanking time during soft-start	t _{HVBOSS}	4.95	5.27	5.59	ms	1), 2)
HV peak VCC charge current capability	I _{HVcharge} VCC	2.4	5	10	mA	⁴⁾ , <i>V</i> _{VCC} =1 V, <i>V</i> _{HV} =30 V
Leakage current at HV pin	I _{HVLK}	_	—	10	μΑ	V _{HV} =600 V, HV startup cell disabled
Bulk voltage threshold for special frequency clamp	V_{bulk_high}		200		V	1)

¹⁾ Not tested in production test.

²⁾ See configuration Chapter 5.

³⁾ Min. and max. values are based on master clock period t_{MCLK} limits (see Table 20).

⁴⁾ Max. peak charge current will be limited in the application by an external resistor connected to HV pin.

Table 14 Electrical Characteristics of ZCD pin

Parameter	Symbol		Values		Unit	Note/Test Condition
		Min.	Тур.	Max.		
Input leakage current, no pull	I _{zcdlk}	-10	_	10	μA	<i>V</i> _{zcd} =0 V/3 V
device		-1	_	1	μΑ	¹⁾ , <i>T</i> _J =85°C <i>V</i> _{ZCD} =0 V/3 V
ZCD voltage threshold	Vzcdthr	20	35	55	mV	
ZCD voltage threshold debouncing time	<i>t</i> _{zcdpw}	150	-	_	ns	¹⁾ , shorter pulses are ignored
ZCD zero crossing comparator propagation delay	t _{zcdp}	20	40	60	ns	1)
ZCD ringing suppression time	t _{zcdrs}	1.80	1.91	2.03	μs	1), 2)
ZCD clamping of neg. voltages	-V _{ZCDclp}	150	180	220	mV	
Minimum time from GD0 turn off to first zero- crossing to ensure settling of ZCD sampling	$t_{ m GD0offZCMin}$	-	_	3.33	μs	1)
ZCD output over-voltage threshold in HV mode	Vzcdovp	2.72	2.75	2.79	V	¹⁾ , ²⁾ $t_{\text{GD0offZC}} \ge t_{\text{GD0offZCMin}}$



Electrical Characteristics

ZCD debouncing counter threshold for output over- voltage detection	NZCDOVP	—	2	_		$t_{\rm GD00ffZC}^{1)}$, $t_{\rm GD00ffZC} \geq t_{\rm GD00ffZCMin}$
ZCD threshold voltage for special clamp of switching frequency	V _{zcd_low}	1.272	1.296	1.320	V	1)
ZCD threshold voltage hysteresis		-	0.177	-	V	1)

¹⁾ Not tested in production test.

²⁾ See configuration Chapter 5.

Table 15 Electrical Characteristics of MFIO pin

Parameter	Symbol		Value	S	Unit	Note/Test Condition
		Min.	Тур.	Max.		
Input leakage current without	IMFIOLK	-10	_	10	μA	V _{MFIO} =0 V/3 V
pull device activated		-1	_	1	μΑ	¹⁾ , <i>T</i> _J=85 °C <i>V</i> _{MFIO} =0 V/3 V
Open circuit output	V _{MFIOOC}	3.0	3.3	3.6	V	Normal mode
voltage		3.0	3.2	3.4	V	¹⁾ , ²⁾ , sleep mode
Open-loop detection threshold	V _{MFIOH}	2.35	2.41	2.47	V	1),3)
Maximum control range	V _{MFIOmax}	_	2.42	_	V	1),3)
Setpoint B of the frequency law	$V_{\rm mfiob}$	1.773	1.821	1.869	V	1) 3)
Setpoint C of the frequency law	V _{MFIOC}	0.965	1.01	1.046	V	1), 3)
Setpoint D of the frequency law	V _{MFIOD}	0.372	0.408	0.443	V	1), 3)
Burst mode entry	V _{MFIOBMEN1}	0.570	0.607	0.644	V	¹⁾ , ³⁾ Vzcd<1.723V
threshold	V _{MFIOBMEN2}	0.419	0.455	0.491	V	1) 3) 1.723V= <vzcd<2.152v< td=""></vzcd<2.152v<>
	V _{MFIOBMEN3}	0.372	0.408	0.443	V	¹⁾ , ³⁾ Vzcd>=2.152V
Internal pull-up resistor	R _{MFIOPU}	8.8	11	13.2	kΩ	3)
Burst wake-up threshold during burst-off phase	V _{MFIOBMWK}	1.47	1.60	1.73	V	1), 3)
Minimum input pulse width for burst wake-up	<i>t</i> _{MFIOBMWKPW}	300	_	_	ns	¹⁾ , shorter pulses will be suppressed



Electrical Characteristics

Time between burst wake-up and the first burst sequence pulse	t _{мғіовмwk}	_	26.6	32	μs	¹⁾ , $dV_{MFIO}/dt = 100 \text{ mV/}\mu\text{s}$
Burst-off entering threshold during burst- on phase	$V_{\rm mfiobmpa}$	1.322	1.366	1.410	V	1), 3)
BM exit threshold	V _{MFIOBMEX}	1.970	2.020	2.070	V	1), 3)

Not tested in production test.

During burst mode, auto restart and latch mode operation.

See configuration Chapter 5.

Table 16 Electrical Characteristics of GPIO pin

Parameter	Symbol		Values		Unit	Note/Test Condition
		Min.	Тур.	Max.		
Input leakage current without	I _{GPIOLK}	-10	_	10	μA	V _{GPIO} =0 V/3 V
pull device activated		-1	_	1	μΑ	¹⁾ , <i>T</i> _J =85 °C <i>V</i> _{GPIO} =0 V/3 V
Open circuit output voltage	V _{GPIOOC}	3.0	3.3	3.6	V	
Input capacitance	C_{GPIOIN}	_	_	10	pF	1
Threshold for logic "0"	$V_{\rm gpioil}$	_	_	1.0	V	
Threshold for logic "1"	$V_{\rm GPIOIH}$	2.0	_	_	V	
Low input pull-up current	- I _{GPIOLPU}	30	—	90	μΑ	$^{2)}$ at $V_{\rm GPIOIL}({ m max})$
Output sink current	I _{gpiosnkol}	_	_	2	mA	
Output source current	-I _{GPIOSRCOH}	_	_	2	mA	
Output rise time ($0 \rightarrow 1$)	$t_{\rm gpiorise}$	_	_	50	ns	20 pF load, push/pull output
Output fall time $(1 \rightarrow 0)$	$t_{ m gpiofall}$	_	_	50	ns	20 pF load, push/pull output

¹⁾ Not tested in production test.

²⁾ Currents flowing out of the device (DUT) are marked with a negative sign in the 'Symbol' column

Table 17 Electrical Characteristics of CS pin

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Тур.	Max.		
Input leakage current without	I _{cslk}	-10	_	10	μA	V _{cs} =0 V/3 V
pull device activated		-1	—	1	μΑ	¹⁾ , <i>T</i> _J =85 °C <i>V</i> _{CS} =0 V/3 V



Electrical Characteristics

CS OCP2 threshold	V _{CSOCP2}	0.76	0.80	0.84	v	
CS OCP2 propagation delay until GD0 turn-off at I _{GD0} >2mA	t _{csgd00cp2}	125	155	190	ns	¹⁾ dV _{CS} /dt=100 V/µs
CS OCP2 blanking time for auto-restart	$t_{\rm CSOCP2BL}$	498.8 810	616.2 1001	733.6 1192	ns ns	Normal operation During startup
CS OCP1 comparator minimum pulse width	t _{csocp1pw}	_	35	—	ns	¹⁾ , shorter pulses will be suppressed
CS OCP1 propagation delay	t _{csocp1pdll}	180	260	345	ns	¹⁾ , low line use case
until GD0 turn-off at I _{GD0} > 2 mA	t _{csocp1pdhl}	120	185	250	ns	¹⁾ , high line use case
	t _{csocp1pd}	100	130	165	ns	¹⁾ , dV_{CS}/dt =100 V/µs
CS OCP1 threshold steps	$\Delta V_{\rm CSOCP1}$	_	2.371	_	mV	
CS OCP1 threshold accuracy	$\Delta V_{ m csocp1thr}$	-25	_	25	mV	1)
Leading edge blanking time	<i>t</i> _{csleb}	255	269	284	ns	1), 2), 3)
CS OCP1 maximum CS limit	V _{CSmaxLL}	560	594	631	mV	¹⁾ , ²⁾ , low line use case
	V _{CSmaxHL}	325	392	456	mV	¹⁾ , ²⁾ , high line use case
Tolerance for CS OCP1	$\Delta V_{\rm CSFASTOPPLL}$	-50	_	50	mV	¹⁾ ,low line use case
maximum CS FASTOPP limit	$\Delta V_{CSFASTOPPHL}$	-60	_	60	mV	¹⁾ , high line use case
CS limit at setpoint B	V _{csbll}	408	443	479	mV	¹⁾ , ²⁾ ,low line use case
	V _{csbhl}	299	366	430	mV	¹⁾ , ²⁾ , high line use case
CS limit at setpoint C	V _{cscll}	408	443	479	mV	¹⁾ , ²⁾ , low line use case
	V _{cschl}	299	366	430	mV	¹⁾ , ²⁾ , high line use case
Minimum CS limit at burst	V _{CSminLL}	57	92	128	mV	¹⁾ , ²⁾ ,low line use case
mode entry	$V_{\rm CSminHL}$	0	15	79	mV	¹⁾ , ²⁾ , high line use case
Burst sequence:	V _{CSBSP1LL}	_	120	_	mV	¹⁾ , ²⁾ ,low line use case
1st pulse CS limit	V _{CSBSP1HL}	_	43	_	mV	¹⁾ , ²⁾ , high line use case
Burst sequence:	V _{CSBSP2LL}	_	120	_	mV	¹⁾ , ²⁾ ,low line use case
2nd pulse CS limit	V _{CSBSP2HL}	_	43	_	mV	¹⁾ , ²⁾ , high line use case
Burst sequence:	V _{CSBSP3LL}	_	120	_	mV	¹⁾ , ²⁾ ,low line use case
3rd pulse CS limit	V _{csbsp3hl}	_	43	_	mV	¹⁾ , ²⁾ , high line use case
Maximum CS limit during burst mode operation	V _{CSBSP4LL}		120		mV	¹⁾ , ²⁾ , low line use case 4th and consecutive

Data Sheet



Electrical Characteristics

						pulses after start of burst sequence
	V _{CSBSP4HL}		43		mV	¹⁾ , ²⁾ , high line use case 4th and consecutive pulses after start of burst sequence
CS limit for 1st pulse	V _{CSBMEXLL}		92		mV	¹⁾ , ²⁾ , low line use case
directly after BM exit	V _{CSBMEXHL}		15		mV	¹⁾ , ²⁾ , high line use case
Initial soft-start CS limit	V _{CSSSLL}	45	_	110	mV	¹⁾ , ²⁾ , low line use case
limitation without PDC	V _{CSSSHL}	70	_	155	mV	¹⁾ , ²⁾ , high line use case
Soft-start step for cycle by cycle limitation	∆V _{css}	_	2.5	_	mV	¹⁾ , ²⁾ , step every <i>t</i> _{MVCSS}

¹⁾ Not tested in production test.

 $^{\rm 2)}$ See configuration Chapter 5.

 $^{3)}$ Min. and max. values are based on master clock period t_{MCLK} limits (see Table 19).

Table 18Electrical Characteristics of GDx pin

Parameter	Symbol		Value	Unit	Note/Test Condition	
		Min.	Тур.	Max.		
Low state sink peak current	I _{gdxlpksnk}	500	_	—	mA	¹⁾ , V_{GDX} =4 V, C_{Load} =2 nF
Low state resistance	R _{gdxlsnk}	_	_	6.5	Ω	
High state peak source current of GD1	- I _{GD1HPKSRC}	100	118	136	mA	²⁾ , ³⁾ , C _{Load} =2 nF
High state peak source current of GD₀	-I _{GD0HPKSRC}	30	35	41	mA	²⁾ , ³⁾ , C _{Load} =2 nF
High state output voltage	$V_{ m gdxh}$	9.97	10.5	11.03	v	³⁾ , <i>I</i> _{GDx} =-1 mA
High state rail-to-rail output voltage	$V_{\rm gdxhrr}$	V _{vcc} -0.5	_	Vvcc	V	V _{VCC} <v<sub>GDxH</v<sub>
APD low voltage (active pull down while device is not powered or gate driver is not enabled)	$V_{ m gdxapd}$	_	-	1.6	V	I _{GDx} =5 mA
Permanent pull-down resistor inside gate driver	$R_{ ext{gdxppd}}$	450	600	750	kΩ	

¹⁾ Not tested in production test.

²⁾ Currents flowing out of the device (DUT) are marked with a negative sign in the 'Symbol' column.

³⁾ See configuration Chapter 5.

Table 19 Electrical Characteristics of IC Control

Parameter	Symbol	Values	Unit	Note/Test Condition



Electrical Characteristics

	1		I		1	
		Min.	Тур.	Max.		
VREF internal voltage reference	V _{ref}	2.397	2.428	2.459	V	
Time base 1	t _{Base1}	49.50	52.1	54.78	μs	1)
Time base 2	t_{Base2}	99.0	104.28	109.56	μs	1)
Master clock period	$t_{\scriptscriptstyle MCLK}$	15.0	15.8	16.6	ns	2)
Stand-by clock period	t _{stbclk}	9.09	10.0	11.11	μs	3)
Maximum soft-start time	t _{ssmax}	6.64	7.0	7.36	ms	1)
Boot sequence time when activating IC	t _{BootIC}	_	1.2	_	ms	¹⁾ , ⁴⁾ , V _{VCC} >V _{VCCon}
Maximum frequency operation	<i>f</i> _{SWmax}	132.6	139.4	146.9	kHz	1)
Switching frequency setting at minimum power operation point	f _{swmin}	23.6	24.9	26.3	kHz	1)
Burst sequence: 1st pulse switching frequency	f _{swbsp1}	_	50.2	_	kHz	1)
Burst sequence: 2nd pulse switching requency	f _{swbsp2}	_	50.2	_	kHz	1)
Burst sequence: Brd pulse switching Frequency	f _{swbsp3}	_	50.2	_	kHz	1)
Burst sequence: 4th and consecutive pulse switching frequency	f _{swbsp4}	_	50.2	_	kHz	1)
Switching frequency 1st pulse directly after BM exit	<i>f</i> _{swbmexhv}	132.6	139.4	146.9	kHz	1)

¹⁾ Not tested in production test.

 $^{2)}$ The master clock period is the base for all time measurements without stand-by. Relative tolerances of all performed time measurements are same as with t_{MCLK} .

³⁾ The stand-by clock is the base for all time related characteristics during stand-by operation.

⁴⁾ Phase for loading the OTP content to the internal RAM

Table 20 Electrical Characteristics of IC Protection Features

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Тур.	Max.		
Auto-restart bang-bang mode off-time	$t_{\scriptscriptstyle BBoffAR}$	455	500	556	ms	1) 2)
Auto-restart time	t _{AR}	2.73	3	_	s	1),2)
Blanking time of open-loop timer	t _{MFIOH}	29.7	31.3	33	ms	1),3) Vmfio>Vmfioolp
Data Sheet	l.		46			Revisior



Electrical Characteristics

Over-temperature detection	T _{JOTP}	122	130	-	°C	1),4)
Over-temperature blanking time	t _{JOTP}	9.90	10.50	11.10	ms	1),3)
Over-temperature Hysteresis	T _{JHYS_OTP}	-	20	-	°C	1)

¹⁾ Not tested in production test.

 $^{2)}$ Min. and max. values are based on stand-by clock period t_{STBCLK} limits (see Table 20).

³⁾ Min. and max. values are based on master clock period t_{MCLK} (see Table 20).

⁴⁾ The recommended temp is below 125 °C , above this temperature, IC function cannot be guaranteed, Customer should guarantee the design will never exceed the 125 °C of IC die temperature.



Package Information

7 Package Information

The package information contains the outline dimensions (see Chapter 7.1); footprint and packing overviews (see Chapter 7.2).

Notes

- 1. You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.
- 2. Dimensions in mm.





Figure 32 PG-DSO-12-20 Package Outline



Package Information








Figure 34 Overview packing



Marking

8 Marking




Figure 35 Marking of XDPS21071



Appendix

9 Appendix

This appendix contains additional information on electrical characteristics and specific test conditions.

9.1 Minimum required capacitive load at GD0 and GD1 pin

The output stage of GD0 and GD1 consist of a controlled current source (see 4.2.7). This current source charges up an external capacitive load until the voltage level V_{GDxH} = 10.5 V is reached. The internal control loop for this source current requires a minimum load capacitance at GDx pin to avoid a turn-on ringing on the signal V_{GDx} .

The minimum required capacitive load is depending on the dimensioned serial gate resistor at GDx pin, which is meant for limiting the low state sink current.

Furthermore, the required load is depending on the configured source current. The shown dependency in Figure 36 is based on the typical source current of $-I_{GDXHPKSRC}$ =118mA. Lower configured values for the source current requires also smaller capactive loads.




Figure 36 Minimum required capacitive load at GDx pin in correlation with serial gate resistor



References

10 References

The following list shows the reference documents that are used as base for this data sheet.

[1] Development firmware version: REV 1.0



Revision history

Revision history

Major changes since the last revision

Page or Reference	Description of change
16/Aug/2019	Draft 0.9 release

Trademarks of Infineon Technologies AG

AURIX[™], C166[™], CanPAK[™], CIPOS[™], CoolGaN[™], CoolMOS[™], CoolSET[™], CoolSiC[™], CORECONTROL[™], CROSSAVE[™], DAVE[™], DI-POL[™], DrBlade[™], EasyPIM[™], EconoBRIDGE[™], EconoDUAL[™], EconoPACK[™], EconoPIM[™], EiceDRIVER[™], eupec[™], FCOS[™], HITFET[™], HybridPACK[™], Infineon[™], ISOFACE[™], IsoPACK[™], i-Wafer[™], MIPAQ[™], ModSTACK[™], my-d[™], NovalithIC[™], OmniTune[™], OPTIGA[™], OptiMOS[™], ORIGA[™], POWERCODE[™], PRIMARION[™], PrimePACK[™], PrimeSTACK[™], PROFET[™], PRO-SIL[™], REAL3[™], ReverSave[™], SatRIC[™], SIEGET[™], SIPMOS[™], SmartLEWIS[™], SOLID FLASH[™], SPOC[™], TEMPFET[™], thinQI[™], TRENCHSTOP[™], TriCore[™].

Trademarks updated August 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2019-10-30

Published by

Infineon Technologies AG

81726 München, Germany

© 2019 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document? Email: erratum@infineon.com

Document reference

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineor Technologies office.

Except as otherwise explicitly approved by Infineor Technologies in a written document signed by authorized representatives of Infineor authorized representatives of Infineor Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof car reasonably be expected to result in personal injury.