

7.5A LOW DROPOUT POSITIVE ADJUSTABLE REGULATOR

FEATURES

- 1V Dropout at Full Load Current
- Fast Transient Response
- 1% Voltage Reference Initial Accuracy
- Output Current Limiting
- Built-In Thermal Shutdown


APPLICATIONS

- Low Voltage Processor Applications such as: P54C™, P55C™, Cyrix M2™, POWER PC™, AMD
- GTL+ Termination PENTIUM PRO™, KLAMATH™
- Low Voltage Memory Termination Applications
- Standard 3.3V Chip Set and Logic Applications

DESCRIPTION

The IRU1075 is a low dropout three-terminal adjustable regulator with minimum of 7.5A output current capability. This product is specifically designed to provide well regulated supply for low voltage IC applications such as Pentium™ P54C™, P55C™ as well as GTL+ termination for Pentium Pro™ and Klamath™ processor applications. The IRU1075 is also well suited for other processors such as Cyrix™, AMD and Power PC™ applications. The IRU1075 is guaranteed to have <1.2V dropout at full load current making it ideal to provide well regulated outputs such as 3.3V with input supply voltage as low as 4.5V minimum.

TYPICAL APPLICATION



Typical application of IRU1075 in a 5V to 3.3V regulator.

Notes: Pentium P54C, P55C, Klamath, Pentium Pro, VRE are trademarks of Intel Corp. Cyrix M2 is trademark of Cyrix Corp. Power PC is trademark of IBM Corp.

PACKAGE ORDER INFORMATION

T _J (°C)	3-PIN PLASTIC TO-220 (T)	3-PIN PLASTIC TO-263 (M)	3-PIN PLASTIC Ultra Thin-Pak™ (P)
0 To 150	IRU1075CT	IRU1075CM	IRU1075CP

ABSOLUTE MAXIMUM RATINGS

Input Voltage (V _{IN})	7V
Power Dissipation	Internally Limited
Storage Temperature Range	-65°C To 150°C
Operating Junction Temperature Range	0°C To 150°C

PACKAGE INFORMATION

3-PIN PLASTIC TO-220 (T)	3-PIN PLASTIC TO-263 (M)	3-PIN PLASTIC ULTRA THIN-PAK™ (P)
<p>FRONT VIEW</p> <p>Tab is V_{OUT}</p> <p>3 VIN</p> <p>2 V_{OUT}</p> <p>1 Adj</p> <p>θ_{JT}=2.7°C/W θ_{JA}=60°C/W</p>	<p>FRONT VIEW</p> <p>Tab is V_{OUT}</p> <p>3 VIN</p> <p>2 V_{OUT}</p> <p>1 Adj</p> <p>θ_{JA}=35°C/W for 1" Square pad</p>	<p>FRONT VIEW</p> <p>Tab is V_{OUT}</p> <p>3 VIN</p> <p>2 V_{OUT}</p> <p>1 Adj</p> <p>θ_{JA}=35°C/W for 1" Square pad</p>

ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over C_{IN}=1μF, C_{OUT}=10μF, and T_J=0 to 150°C. Typical values refer to T_J=25°C.

PARAMETER	SYM	TEST CONDITION	MIN	TYP	MAX	UNITS
Reference Voltage	V _{REF}	I _O =10mA, T _J =25°C, (V _{IN} -V _O)=1.5V I _O =10mA, (V _{IN} -V _O)=1.5V	1.238 1.225	1.250 1.250	1.262 1.275	V
Line Regulation		I _O =10mA, 1.3V<(V _{IN} -V _O)<7V			0.2	%
Load Regulation (Note 1)		V _{IN} =3.3V, V _{ADJ} =0, 10mA<I _O <7.5A		0.4		%
Dropout Voltage (Note 2)	ΔV _O	I _O =7.5A I _O =4A		1.0 0.92	1.2 1.1	V
Current Limit		V _{IN} =3.3V, ΔV _O =100mV	7.6	9		A
Minimum Load Current (Note 3)		V _{IN} =3.3V, V _{ADJ} =0V		5	10	mA
Thermal Regulation		30ms Pulse, V _{IN} -V _O =3V, I _O =7.5A		0.02		%/W
Ripple Rejection		f=120Hz, C _O =25μF Tantalum, I _O =7.5A, V _{IN} -V _O =3V	60	70		dB
Adjust Pin Current	I _{ADJ}	I _O =10mA, V _{IN} -V _O =1.5V, T _J =25°C, I _O =10mA, V _{IN} -V _O =1.5V		55	120	μA
Adjust Pin Current Change		I _O =10mA, V _{IN} -V _O =1.5V, T _J =25°C		0.2	5	μA
Temperature Stability		V _{IN} =3.3V, V _{ADJ} =0V, I _O =10mA		0.5		%
Long Term Stability		T _J =125°C, 1000Hrs		0.3		%
RMS Output Noise		T _J =25°C, 10Hz<f<10KHz		0.003		%V _O

Note 1: Low duty cycle pulse testing with Kelvin connections is required in order to maintain accurate data.

Note 2: Dropout voltage is defined as the minimum differential voltage between V_{IN} and V_{OUT} required to maintain regulation at V_{OUT}. It is measured when the output voltage drops 1% below its nominal value.

Note 3: Minimum load current is defined as the minimum current required at the output in order for the output voltage to maintain regulation. Typically the resistor dividers are selected such that it automatically maintains this current.

PIN DESCRIPTIONS

PIN #	PIN SYMBOL	PIN DESCRIPTION
1	Adj	A resistor divider from this pin to the V _{OUT} pin and ground sets the output voltage.
2	V _{OUT}	The output of the regulator. A minimum of 10μF capacitor must be connected from this pin to ground to insure stability.
3	V _{IN}	The input pin of the regulator. Typically a large storage capacitor is connected from this pin to ground to insure that the input voltage does not sag below the minimum drop out voltage during the load transient response. This pin must always be 1.3V higher than V _{OUT} in order for the device to regulate properly.

BLOCK DIAGRAM




Figure 2 - Simplified block diagram of the IRU1075.

APPLICATION INFORMATION

Introduction

The IRU1075 adjustable Low Dropout (LDO) regulator is a three-terminal device which can easily be programmed with the addition of two external resistors to any voltages within the range of 1.25 to 5.5 V. This regulator unlike the first generation of the three-terminal regulators such as LM117 that required 3V differential between the input and the regulated output, only needs 1.3V differential to maintain output regulation. This is a key requirement for today's microprocessors that need typically 3.3V supply and are often generated from the 5V supply. Another major requirement of these microprocessors such as the Intel P54C™ is the need to switch the load current from zero to several amps in tens of

nanoseconds at the processor pins, which translates to an approximately 300 to 500ns current step at the regulator. In addition, the output voltage tolerances are also extremely tight and they include the transient response as part of the specification. For example Intel VRE™ specification calls for a total of ±100mV including initial tolerance, load regulation and 0 to 4.6A load step.

The IRU1075 is specifically designed to meet the fast current transient needs as well as providing an accurate initial voltage, reducing the overall system cost with the need for fewer output capacitors.

Output Voltage Setting

The IRU1075 can be programmed to any voltages in the range of 1.25V to 5.5V with the addition of R1 and R2 external resistors according to the following formula:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_2}{R_1}\right) + I_{ADJ} \times R_2$$

Where:

$V_{REF} = 1.25V$ Typically

$I_{ADJ} = 50\mu A$ Typically

R1 and R2 as shown in Figure 3:




Figure 3 - Typical application of the IRU1075 for programming the output voltage.

The IRU1075 keeps a constant 1.25V between the output pin and the adjust pin. By placing a resistor R1 across these two pins a constant current flows through R1, adding to the I_{ADJ} current and into the R2 resistor producing a voltage equal to the $(1.25/R_1) \times R_2 + I_{ADJ} \times R_2$ which will be added to the 1.25V to set the output voltage. This is summarized in the above equation. Since the minimum load current requirement of the IRU1075 is 10mA, R1 is typically selected to be 121Ω resistor so that it automatically satisfies the minimum current requirement. Notice that since I_{ADJ} is typically in the range of 50μA it only adds a small error to the output voltage and should only be considered when a very precise output voltage setting is required. For example, in a typical 3.3V application where $R_1=121\Omega$ and $R_2=200\Omega$ the error due to I_{ADJ} is only 0.3% of the nominal set point.

Load Regulation

Since the IRU1075 is only a three-terminal device, it is not possible to provide true remote sensing of the output voltage at the load. Figure 4 shows that the best load regulation is achieved when the bottom side of R2 is connected to the load and the top side of R1 resistor is connected directly to the case or the V_{OUT} pin of the regulator and not to the load. In fact, if R1 is connected to the load side, the effective resistance between the

regulator and the load is gained up by the factor of $(1+R_2/R_1)$, or the effective resistance will be, $R_{P(eff)} = R_P \times (1+R_2/R_1)$. It is important to note that for high current applications, this can represent a significant percentage of the overall load regulation and one must keep the path from the regulator to the load as short as possible to minimize this effect.




Figure 4 - Schematic showing connection for best load regulation.

Stability

The IRU1075 requires the use of an output capacitor as part of the frequency compensation in order to make the regulator stable. Typical designs for microprocessor applications use standard electrolytic capacitors with a typical ESR in the range of 50 to 100 mΩ and an output capacitance of 500 to 1000μF. Fortunately as the capacitance increases, the ESR decreases resulting in a fixed RC time constant. The IRU1075 takes advantage of this phenomena in making the overall regulator loop stable. For most applications a minimum of 100μF aluminum electrolytic capacitor such as Sanyo MVGX series, Panasonic FA series as well as the Nichicon PL series insures both stability and good transient response.

Thermal Design

The IRU1075 incorporates an internal thermal shutdown that protects the device when the junction temperature exceeds the maximum allowable junction temperature. Although this device can operate with junction temperatures in the range of 150°C, it is recommended that the selected heat sink be chosen such that during maximum continuous load operation the junction temperature is kept below this number. The example below shows the steps in selecting the proper regulator heat sink for the worst case current consumption using Intel 200MHz microprocessor as the load.

Assuming the following specifications:

$$V_{IN} = 5V$$

$$V_{OUT} = 3.5V$$

$$I_{OUT(MAX)} = 4.6A$$

$$T_A = 35^{\circ}C$$

The steps for selecting a proper heat sink to keep the junction temperature below 135°C is given as:

1) Calculate the maximum power dissipation using:

$$P_D = I_{OUT} \times (V_{IN} - V_{OUT})$$

$$P_D = 4.6 \times (5 - 3.5) = 6.9W$$

2) Select a package from the regulator data sheet and record its junction to case (or tab) thermal resistance.

Selecting TO-220 package gives us:

$$\theta_{JC} = 2.7^{\circ}C/W$$

3) Assuming that the heat sink is black anodized, calculate the maximum heat sink temperature allowed:

Assume, $\theta_{CS} = 0.05^{\circ}C/W$ (heat-sink-to-case thermal resistance for black anodized)

$$T_S = T_J - P_D \times (\theta_{JC} + \theta_{CS})$$

$$T_S = 135 - 6.9 \times (2.7 + 0.05) = 116^{\circ}C$$

4) With the maximum heat sink temperature calculated in the previous step, the heat-sink-to-air thermal resistance (θ_{SA}) is calculated by first calculating the temperature rise above the ambient as follows:

$$\Delta T = T_S - T_A = 116 - 35 = 81^{\circ}C$$


ΔT = Temperature Rise Above Ambient

$$\theta_{SA} = \frac{\Delta T}{P_D} = \frac{81}{6.9} = 11.7^{\circ}C/W$$

5) Next, a heat sink with lower θ_{SA} than the one calculated in Step 4 must be selected. One way to do this is to simply look at the graphs of the "Heat Sink Temp Rise Above the Ambient" vs. the "Power Dissipation" and select a heat sink that results in lower temperature rise than the one calculated in previous step. The following heat sinks from AAVID and Thermalloy meet this criteria.

	Air Flow (LFM)				
	0	100	200	300	400
Thermalloy	6021PB	6021PB	6073PB	6109PB	7141D
AAVID	534202B	534202B	507302	575002	576802B


**(M) TO-263 Package
 3-Pin**



SYMBOL	MIN	MAX
A	10.05	10.312
B	8.28	8.763
C	4.31	4.572
D	0.66	0.91
E	1.14	1.40
G	2.54 REF	
H	14.73	15.75
K	1.40	1.68
L	0.00	0.254
M	2.49	2.74
N	0.33	0.58
P	2.286	2.794
R	0°	8°
S	2.41	2.67
U	6.50 REF	
V	7.75 REF	

NOTE: ALL MEASUREMENTS
 ARE IN MILLIMETERS.


**(P) Ultra Thin-Pak™
 3-Pin**



SYMBOL	MIN	MAX
A	9.27	9.52
A1	8.89	9.14
B	7.87	8.13
C	1.78	2.03
D	0.63	0.79
E	0.25 NOM	
G	2.54	
H	10.41	10.67
K	0.76	1.27
L	0.03	0.13
M	0.89	1.14
N	0.25	
P	0.79	1.04
R	3°	6°
U	5.59 NOM	
V	7.49 NOM	

NOTE: ALL MEASUREMENTS
 ARE IN MILLIMETERS.

(T) TO-220 Package
3-Pin



SYMBOL	MIN	MAX
A	4.06	4.83
a	3°	7.5°
b	0.63	1.02
b1	1.14	1.52
C1	0.38	0.56
CP	3.71D	3.96D
D	14.22	15.062
E	9.78	10.54
e	2.29	2.79
e1	4.83	5.33
e3	1.14	1.40
F	1.14	1.40
H1	5.94	6.55
J1	2.29	2.92
L	13.716	14.22
Q	2.62	2.87
R	5.588	6.17

NOTE: ALL MEASUREMENTS
ARE IN MILLIMETERS.

PACKAGE SHIPMENT METHOD

PKG DESIG	PACKAGE DESCRIPTION	PIN COUNT	PARTS PER TUBE	PARTS PER REEL	T & R Orientation
M	TO-263	3	50	750	Fig A
P	Ultra Thin-Pak™	3	75	2500	Fig B
T	TO-220	3	50	---	---

