

288M-BIT Low Latency DRAM Common I/O

Description

The μ PD48288209 is a 33,554,432-word by 9 bit, the μ PD48288218 is a 16,777,216 word by 18 bit and the μ PD48288236 is a 8,388,608 word by 36 bit synchronous double data rate Low Latency RAM fabricated with advanced CMOS technology using one-transistor memory cell.

The µPD48288209, µPD48288218 and µPD48288236 integrate unique synchronous peripheral circuitry and a burst counter. All input registers controlled by an input clock pair (CK and CK#) are latched on the positive edge of CK and CK#.

These products are suitable for application which require synchronous operation, high speed, low voltage, high density and wide bit configuration.

Specification

- Density: 288M bit
- Organization
- Common I/O: 4M words x 9 bits x 8 banks 2M words x 18 bits x 8 banks 1M words x 36 bits x 8 banks
- Operating frequency: 400 / 300 / 200 MHz
- Interface: HSTL I/O
- Package: 144-pin TAPE FBGA
- Package size: 18.5 x 11
- Leaded and Lead free
- Power supply
- 2.5 V V_{EXT}
- 1.8 V V_{DD}
- 1.5 V or 1.8 V V_{DD}Q
- Refresh command
- Auto Refresh
- 8192 cycle / 32 ms for each bank
- 64K cycle / 32 ms for total
- Operating case temperature : Tc = 0 to 95°C

Features

- SRAM-type interface
- Double-data-rate architecture
- PLL circuitry
- Cycle time: 2.5 ns $@$ tRc = 20 ns
	- 3.3 ns @ tRc = 20 ns
		- 5.0 ns $@$ trc = 20 ns
- Non-multiplexed addresses
- Multiplexing option is available.
- Data mask for WRITE commands
- Differential input clocks (CK and CK#)
- Differential input data clocks (DK and DK#)
- Data valid signal (QVLD)
- Programmable burst length: 2 / 4 / 8 (x9 / x18)
	- 2 / 4 (x36)
- User programmable impedance output (25 Ω 60 Ω)
- JTAG boundary scan

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

Document No. M18801EJ2V0DS00 Date Published August 2008 Printed in Japan

The mark <R> shows major revised points. © NEC Electronics Corporation 2006, 2008

The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.

Ordering Information

Remarks 1. All products are under development.

2. Products with $-A$ at the end of part number are lead-free products.

Pin Configurations

indicates active LOW signal.

144-pin TAPE FBGA (18.5 x 11)

(Top View) [Common I/O x36]

Note Reserved for future use. This signal is internally connected and has parasitic characteristics of an address input signal. This may optionally be connected to Vss, or left open.

indicates active LOW signal.

144-pin TAPE FBGA (18.5 x 11) (Top View) [Common I/O x18]

Notes 1. Reserved for future use. This signal is internally connected and has parasitic characteristics of an address input signal. This may optionally be connected to Vss, or left open.

2. No function. This signal is internally connected and has parasitic characteristics of a clock input signal. This may optionally be connected to Vss, or left open.

3. Do not use. This signal is internally connected and has parasitic characteristics of a I/O. This may optionally be connected to Vss, or left open.

indicates active LOW signal.

144-pin TAPE FBGA (18.5 x 11) (Top View) [Common I/O x9]

Notes 1. Reserved for future use. This signal is internally connected and has parasitic characteristics of an address input signal. This may optionally be connected to Vss, or left open.

- **2.** No function. This signal is internally connected and has parasitic characteristics of a clock input signal. This may optionally be connected to Vss, or left open.
- **3.** Do not use. This signal is internally connected and has parasitic characteristics of a I/O. This may optionally be connected to Vss, or left open.

Pin Identification (1/2)

Block Diagram

8M x 36

Note When the BL=4 setting is used, A18 is "Don't care".

NEC

Contents

1. Electrical Specifications

Absolute Maximum Ratings <R>

Note 1. The μ PD48288209/18/36FF-E support 1.8 V V_{DD}Q nominal.

The μ PD48288209/18/36FF-EF support 1.5 V V_{DD}Q nominal.

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended DC Operating Conditions <R>

 $0^{\circ}C \leq T_{C} \leq 95^{\circ}C$; 1.7 V \leq V_{DD} \leq 1.9 V, unless otherwise noted

Notes 1. All voltage referenced to Vss (GND).

- 2. During normal operation, V_{DD}Q must not exceed V_{DD}.
- **3.** The μ PD48288209/18/36FF-E support 1.8 V V_{DD}Q nominal. The μ PD48288209/18/36FF-EF support 1.5 V VDDQ nominal.
- **4.** Typically the value of VREF is expect to be 0.5 x V_{DD}Q of the transmitting device. VREF is expected to track variations in V_{DD}Q.
- **5.** Peak-to-peak AC noise on VREF must not exceed \pm 2% VREF(DC).
- **6.** V_{TT} is expected to be set equal to VREF and must track variations in the DC level of VREF.

DC Characteristics

 $0^{\circ}C \leq T_{C} \leq 95^{\circ}C$; 1.7 V \leq V_{DD} \leq 1.9 V, unless otherwise noted

Notes 1. Outputs are impedance-controlled. $| \text{ Ion } | = (\text{VDDQ}/2)/(\text{RQ}/5)$ for values of 125 Ω \leq RQ \leq 300 Ω.

- **2.** Outputs are impedance-controlled. Io_L = (V_{DD}Q/2)/(RQ/5) for values of 125 $\Omega \leq RQ \leq 300 \Omega$.
- 3. IoH and IoL are defined as absolute values and are measured at VDDQ/2. IoH flows from the device, IoL flows into the device.
- **4.** If MRS bit A8 is 0, use RQ = 250 Ω in the equation in lieu of presence of an external impedance matched resistor.

Capacitance (TA = 25 °**C, f = 1MHz)**

Remark These parameters are periodically sampled and not 100% tested.

Capacitance is not tested on ZQ pin.

Recommended AC Operating Conditions

 0° C \le Tc \le 95 $^{\circ}$ C; 1.7 V \le V_{DD} \le 1.9 V, unless otherwise noted

Note 1. Overshoot: $V_{\text{IH (AC)}} \leq V_{\text{DDQ}} + 0.7 \text{ V}$ for $t \leq t$ ck/2

Undershoot: $V_{IL(AC)} \ge -0.5 V$ for $t \le$ tck/2

Control input signals may not have pulse widths less than tckH (MIN.) or operate at cycle rates less than tck (MIN.).

DC Characteristics <R>

I_{DD} / I_{SB} Operating Conditions

Remarks 1. IDD specifications are tested after the device is properly initialized. +0°C ≤ Tc ≤ +95°C; +1.7 V ≤ VDD ≤ +1.9 V, +2.38 V ≤ VEXT ≤ +2.63 V, +1.4 V ≤ VDDQ ≤ +1.6 V (-E), +1.7 V ≤ VDDQ ≤ +1.9 V (-EF), $V_{RFF} = V_{DD}Q/2$

- **2.** $tcK = tDK = MIN.,$ $tcC = MIN.$
- **3.** Input slew rate is specified in **Recommended DC Operating Conditions** and **Recommended AC Operating Conditions**.
- 4. I_{DD} parameters are specified with ODT disabled.
- **5.** Continuous data is defined as half the DQ signals changing between HIGH and LOW every half clock cycles (twice per clock).
- **6.** Continuous address is defined as half the address signals between HIGH and LOW every clock cycles (once per clock).
- **7.** Sequential bank access is defined as the bank address incrementing by one ever trec.
- **8.** Cyclic bank access is defined as the bank address incrementing by one for each command access. For BL=4 this is every other clock.
- **9.** CS# is HIGH unless a READ, WRITE, AREF, or MRS command is registered. CS# never transitions more than per clock cycle.

AC Characteristics

AC Test Conditions

Input waveform

Output waveform

Output load condition

AC Characteristics <Read and Write Cycle>

$V_{DD}Q = 1.8 V$

<R>

<R>

<R>

Notes 1. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.

2. Frequency drift is not allowed.

3. tokoo is referenced to Q17-Q0 in x36 and Q8-Q0 in x18. toko1 is referenced to Q35-Q18 in x36 and Q17-Q9 in x18.

4. toko takes into account the skew between any QKx and any Q.

5. toko, tokox are guaranteed by design.

Remark All timing parameters are measured relative to the crossing point of CK/CK#, DK/DK# and to the crossing point with VREF of the command, address, and data signals.

AC Characteristics <Read and Write Cycle>

$V_{DD}Q = 1.5 V$

<R>

<R>

<R> <R>

Notes 1. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.

2. Frequency drift is not allowed.

3. tokoo is referenced to Q17-Q0 in x36 and Q8-Q0 in x18. toko1 is referenced to Q35-Q18 in x36 and Q17-Q9 in x18.

4. toko takes into account the skew between any QKx and any Q.

5. toko, tokox are guaranteed by design.

Remark All timing parameters are measured relative to the crossing point of CK/CK#, DK/DK# and to the crossing point with VREF of the command, address, and data signals.

Figure 1-1. Clock / Input Data Clock Command / Address Timings

Temperature and Thermal Impedance

Temperature Limits <R>

Notes 1. Temperatures greater than 110°C may cause permanent damage to the device. This is a stress rating only and functional operation of the device at or above this is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability of the part.

- **2.** Junction temperature depends upon cycle time, loading, ambient temperature, and airflow.
- **3.** MAX operating case temperature; Tc is measured in the center of the package. Device functionality is not guaranteed if the device exceeds maximum Tc during operation.

Thermal Impedance

2. Operation

2.1 Command Operation

According to the functional signal description, the following command sequences are possible. All input states or sequences not shown are illegal or reserved. All command and address inputs must meet setup and hold times around the rising edge of CK.

Table 2-1. Address Widths at Different Burst Lengths

Table 2-2. Command Table

Notes 1. Only A[17:0] are used for the MRS command.

2. See **Table 2-1.**

Remark $X =$ "Don't Care", H = logic HIGH, L = logic LOW, A = valid address, BA = valid bank address

2.2 Description of Commands

DESEL / NOP Note1

The NOP command is used to perform a no operation to the μ PD48288209/18/36, which essentially deselects the chip. Use the NOP command to prevent unwanted commands from being registered during idle or wait states. Operations already in progress are not affected. Output values depend on command history.

MRS

The mode register is set via the address inputs A[17:0]. See **Figure 2-5. Mode Register Bit Map** for further information. The MRS command can only be issued when all banks are idle and no bursts are in progress.

READ

The READ command is used to initiate a burst read access to a bank. The value on the BA[2:0] inputs selects the bank, and the address provided on inputs A[20:0] selects the data location within the bank.

WRITE

The WRITE command is used to initiate a burst write access to a bank. The value on the BA[2:0] inputs selects the bank, and the address provided on inputs A[20:0] selects the data location within the bank. Input data appearing on the DQ is written to the memory array subject to the DM input logic level appearing coincident with the data. If the DM signal

NEC

is registered LOW, the corresponding data will be written to memory. If the DM signal is registered HIGH, the corresponding data inputs will be ignored (i.e., this part of the data word will not be written).

AREF

The AREF is used during normal operation of the μ PD48288209/18/36 to refresh the memory content of a bank. The command is non-persistent, so it must be issued each time a refresh is required. The value on the BA[2:0] inputs selects the bank. The refresh address is generated by an internal refresh controller, effectively making each address bit a "Don't Care" during the AREF command. The _{*u*}PD48288209/18/36 requires 64K cycles at an average periodic interval of 0.49 µs **Note2** (MAX.). To improve efficiency, eight AREF commands (one for each bank) can be posted to µPD48288209/18/36 at periodic intervals of 3.9 μ s ^{Note3}.

Within a period of 32 ms, the entire memory must be refreshed. The delay between the AREF command and a subsequent command to same bank must be at least trc as continuous refresh. Other refresh strategies, such as burst refresh, are also possible.

Notes 1. When the chip is deselected, internal NOP commands are generated and no commands are accepted.

- **2.** Actual refresh is 32 ms / 8k / 8 = $0.488 \mu s$.
- **3.** Actual refresh is 32 ms / $8k = 3.90 \ \mu s$.

2.3 Initialization

The μ PD48288209/18/36 must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operations or permanent damage to the device. The following sequence is used for Power-Up:

1. Apply power (VEXT, VDD, VDDQ, VREF, VTT) and start clock as soon as the supply voltages are stable. Apply VDD and VEXT before or at the same time as V_{DD}Q. Apply V_{DD}Q before or at the same time as VREF and VTT. Although there is no timing relation between VEXT and VDD, the chip starts the power-up sequence only after both voltages are at their nominal levels. V_{DD}Q supply must not be applied before V_{DD} supply. CK/CK# must meet V_{ID(DC)} prior to being applied. Maintain all remaining balls in NOP conditions.

Note No rule of apply power sequence is the design target.

- **2.** Maintain stable conditions for 200 μ s (MIN.).
- **3.** Issue three or more back-to-back and clock consecutive MRS commands: two dummies plus one valid MRS. It is recommended that the dummy MRS commands are the same value as the desired MRS.
- **4.** twisc after valid MRS, an AUTO REFRESH command to all 8 banks must be issued and wait for 15 us with CK/CK# toggling in order to lock the PLL prior to normal operation.
- **5.** After t_{RC}, the chip is ready for normal operation.

2.4 Power-On Sequence

Figure 2-1. Power-Up Sequence

Notes 1. Recommended all address pins held LOW during dummy MRS commands. **2.** A10-A17 must be LOW.

Remark MRS: MRS command RFx: REFRESH Bank x AC: Any command

2.5 Programmable Impedance Output Buffer

The μ PD48288209/18/36 is equipped with programmable impedance output buffers. This allows a user to match the driver impedance to the system. To adjust the impedance, an external precision resistor (RQ) is connected between the ZQ ball and Vss. The value of the resistor must be five times the desired impedance. For example, a 300 $Ω$ resistor is required for an output impedance of 60 Ω. To ensure that output impedance is one fifth the value of RQ (within 15 percent), the range of RQ is 125 Ω to 300 Ω. Output impedance updates may be required because, over time, variations may occur in supply voltage and temperature. The device samples the value of RQ. An impedance update is transparent to the system and does not affect device operation. All data sheet timing and current specifications are met during an update.

2.6 PLL Reset

The μ PD48288209/18/36 utilizes internal Phase-locked loops for maximum output, data valid windows. It can be placed into a stopped-clock state to minimize power with a modest restart time of 15 μ s. The clock (CK/CK#) must be toggled for 15 μ s in order to stabilize PLL circuits for next READ operation.

2.7 Clock Input

Table 2-3. Clock Input Operation Conditions

Notes 1. DKx and DKx# have the same requirements as CK and CK#.

- **2.** All voltages referenced to Vss.
- **3.** Tests for AC timing, IDD and electrical AC and DC characteristics may be conducted at normal reference/supply voltage levels; but the related specifications and device operations are tested for the full voltage range specified.
- **4.** AC timing and IDD tests may use a V_{IL} to V_{IH} swing of up to 1.5 V in the test environment, but input timing is still referenced to VREF (or the crossing point for CK/CK#), and parameters specifications are tested for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 2V/ns in the range between VIL(AC) and VIH(AC).
- **5.** The AC and DC input level specifications are as defined in the HSTL Standard (i.e. the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above[below] the DC input LOW[HIGH] level).
- **6.** The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross. The input reference level for signal other than CK/CK# is VREF.
- **7.** CK and CK# input slew rate must be >= 2V/ns (>=4V/ns if measured differentially).
- **8.** V_{ID} is the magnitude of the difference between the input level on CK and input level on CK#.
- **9.** The value of V_{IX} is expected to equal V_{DD}Q/2 of the transmitting device and must track variations in the DC level of the same.
- **10.** CK and CK# must cross within the region.
- **11.** CK and CK# must meet at least V_{ID(DC)} (MIN.) when static and centered around V_{DD}Q/2.
- **12.** Minimum peak-to-peak swing.

2.8 Mode Register Set Command (MRS)

The mode register stores the data for controlling the operating modes of the memory. It programs the µPD48288209/18/36 configuration, burst length, and I/O options. During a MRS command, the address inputs A[17:0] are sampled and stored in the mode register. twrsc must be met before any command can be issued to the µPD48288209/18/36. The mode register may be set at any time during device operation. However, any pending operations are not guaranteed to successfully complete.

Since MRS is used for internal test mode entry, the designated bit at **Figure 2-5. Mode Register Bit Map** and **Figure 2-27. Mode Register Set Command in Multiplexed Address Mode** should be set.

Remark COD: code to be loaded into the register.

22 Preliminary Data Sheet M18801EJ2V0DS

Figure 2-5. Mode Register Bit Map

Notes 1. Bits A[17:10] must be set to all '0'. A18-An are "Don't Care".

- **2.** BL=8 is not available for configuration 1.
- **3.** ±15% temperature variation.

2.9 Read & Write configuration (Non Multiplexed Address Mode)

Table 2-4 shows, for different operating frequencies, the different μ PD48288209/18/36 configurations that can be programmed into the mode register. The READ and WRITE latency (tRL and twL) values along with the row cycle times (tRC) are shown in clock cycles as well as in nanoseconds. The shaded areas correspond to configurations that are not allowed.

Note BL=8 is not available for configuration 1.

2.10 Write Operation (WRITE)

Write accesses are initiated with a WRITE command, as shown in **Figure 2-6**. Row and bank addresses are provided together with the WRITE command. During WRITE commands, data will be registered at both edges of DK according to the programmed burst length (BL). A WRITE latency (WL) one cycle longer than the programmed READ latency (RL + 1) is present, with the first valid data registered at the first rising DK edge WL cycles after the WRITE command.

Any WRITE burst may be followed by a subsequent READ command. **Figure 2-10. WRITE Followed By READ: BL=2, RL=4, WL=5, Configuration 1** and **Figure 2-11. WRITE Followed By READ: BL=4, RL=4, WL=5, Configuration 1** illustrate the timing requirements for a WRITE followed by a READ for bursts of two and four, respectively.

Setup and hold times for incoming input data relative to the DK edges are specified as tos and ton. The input data is masked if the corresponding DM signal is HIGH. The setup and hold times for data mask are also tos and toh.

Figure 2-7. Basic WRITE Burst / DM Timing

Remarks 1. A/BAx: Address A of bank x WR: WRITE command Dxy: Data y to bank x RC: Row cycle time WL: WRITE latency

NEC

2. Any free bank may be used in any given CMD. The sequence shown is only one example of a bank sequence.

Figure 2-11. WRITE Followed By READ: BL=4, RL=4, WL=5, Configuration 1 0 1 2 3 4 5 6 7 8 9 CK# λ CK CMD WR NOP X//X NOP X//X RD X//X NOP X//X RD X//X NOP X//X NOP X//X NOP X//X NOP ADDR λ A A A BA0 BA1 BA2 $RL = 4$ $WL = 5$ DKx# DKx .
Q1a DQ Q1cQ1b Q1d Q2aD0a D0b D0c D0d QVLD $\overline{1}$ QKx) – 7 QKx# **77** Don't care **XX** Undefined

Remark A/BAx: Address A of bank x WR: WRITE command Dxy: Data y to bank x WL: WRITE latency RD: READ Qxy : Data y from bank x RL: READ latency

2.11 Read Operation (READ)

Read accesses are initiated with a READ command, as shown in **Figure 2-12**. Row and bank addresses are provided with the READ command.

During READ bursts, the memory device drives the read data edge-aligned with the QK signal. After a programmable READ latency, data is available at the outputs. The data valid signal indicates that valid data will be present in the next half clock cycle.

The skew between QK and the crossing point of CK is specified as to koko is the skew between QK0 and the last valid data edge considered the data generated at the Q17-Q0 in x36 and Q8-Q0 in x18 data signals. toko1 is the skew between QK1 and the last valid data edge considered the data generated at the Q35-Q18 in x36 and Q17-Q9 in x18 data signals. to kox is derived at each QKx clock edge and is not cumulative over time.

After completion of a burst, assuming no other commands have been initiated, Q will go High-Z. Back-to-back READ commands are possible, producing a continuous flow of output data.

Minimum READ data valid window can be expressed as MIN.(t QKH, t QKL) – 2 x MAX.(t QKQx)

Any READ burst may be followed by a subsequent WRITE command. **Figure 2-16. READ followed by WRITE, BL=2, RL=4, WL=5, Configuration 1** and **Figure 2-17. READ followed by WRITE, BL=4, RL=4, WL=5, Configuration 1** illustrate the timing requirements for a READ followed by a WRITE.

Figure 2-12. READ Command

- **Note 1.** Minimum READ data valid window can be expressed as MIN.(tokH, tokL) 2 x MAX.(tokax) tCKH and tCKL are recommended to have 50% / 50% duty.
- **Remarks 1.** to koo is referenced to DQ17-DQ0 in x36 and DQ8-DQ0 in x18. toko1 is referenced to DQ35-DQ18 in x36 and DQ17-DQ9 in x18.
	- **2.** toko takes into account the skew between any QKx and any DQ.
	- 3. tckok is specified as CK rising edge to QK rising edge.

Remark A/BAx: Address A of bank x RD: READ Dxy: Data y to bank x RC: Row cycle time RL: READ latency

Preliminary Data Sheet M18801EJ2V0DS **29**

Remark A/BAx: Address A of bank x WR: WRITE command Dxy: Data y to bank x WL: WRITE latency RD: READ command Qxy : Data y from bank x RL: READ latency

2.12 Refresh Operation: AUTO REFRESH Command (AREF)

AREF is used to perform a REFRESH cycle on one row in a specific bank. The row addresses are generated by an internal refresh counter; external address balls are "Don't Care." The delay between the AREF command and a subsequent command to the same bank must be at least trc.

Within a period of 32 ms (tREF), the entire memory must be refreshed. **Figure 2-19** illustrates an example of a continuous refresh sequence. Other refresh strategies, such as burst refresh, are also possible.

Figure 2-18. AUTO REFRESH Command

Remark BA: Bank address

Figure 2-19. AUTO REFRESH Cycle

Remarks 1. ACx: Any command on bank x

ARFx: Auto refresh bank x

ACy: Any command on different bank.

2. tRc is configuration-dependent. Refer to Table 2-4. Configuration Table.

2.13 On-Die Termination

On-die termination (ODT) is enabled by setting A9 to "1" during an MRS command. With ODT on, all the DQs and DM are terminated to VTT with a resistance RTT. The command, address, and clock signals are not terminated. Figure 2-20 below shows the equivalent circuit of a DQ receiver with ODT. ODTs are dynamically switched off during READ commands and are designed to be off prior to the μ PD48288209/18/36 driving the bus. Similarly, ODTs are designed to switch on after the μ PD48288209/18/36 has issued the last piece of data.

Notes 1. All voltages referenced to Vss (GND).

2. V_{TT} is expected to be set equal to VREF and must track variations in the DC level of VREF.

3. The RTT value is measured at 95°C Tc.

Remark A/BAx: Address A of bank x RD: READ Qxy: data y to bank x RL: READ latency

32 Preliminary Data Sheet M18801EJ2V0DS

Remark A/BAx: Address A of bank x RD: READ Qxy: data y to bank x RL: READ latency

NEC

Remark A/BAk: Address A of bank k WR: WRITE command Dxy: data y to bank x WL: WRITE latency RD: READ command Zxy: READ latency RL: READ latency

34 Preliminary Data Sheet M18801EJ2V0DS

2.14 Operation with Multiplexed Address

In multiplexed address mode, the address can be provided to the μ PD48288209/18/36 in two parts that are latched into the memory with two consecutive rising clock edges. This provides the advantage that a maximum of 11 address balls are required to control the μ PD48288209/18/36, reducing the number of balls on the controller side. The data bus efficiency in continuous burst mode is not affected for BL=4 and BL=8 since at least two clocks are required to read the data out of the memory. The bank addresses are delivered to the μ PD48288209/18/36 at the same time as the write command and the first address part, Ax.

This option is available by setting bit A5 to "1" in the mode register. Once this bit is set, the READ, WRITE, and MRS commands follow the format described in **Figure 2-26**. See **Figure 2-28. Power-Up Sequence in Multiplexed Address Mode** for the power-up sequence.

Remarks 1. Ax: Ay: Address

BA: Bank Address

2. The minimum setup and hold times of the two address parts are defined tas and tah.

Figure 2-27. Mode Register Set Command in Multiplexed Address Mode

- **Notes 1.** The address A0, A3, A4, A5, A8, and A9 must be set as follows in order to activate the mode register in the multiplexed address mode.
	- **2.** Bits A[17:10] must be set to all '0'.
	- **3.** BL=8 is not available for configuration 1.
	- **4.** ±15% temperature variation.

Figure 2-28. Power-Up Sequence in Multiplexed Address Mode

- **Notes 1.** Recommended all address pins held LOW during dummy MRS command.
	- **2.** A10-A17 must be LOW.
	- 3. Address A5 must be set HIGH (muxed address mode setting when μ PD48288209/18/36 is in normal mode of operation).
	- **4.** Address A5 must be set HIGH (muxed address mode setting when μ PD48288209/18/36 is already in muxed address mode).
- **Remark** MRS: MRS command RFx: REFRESH Bank x AC: any command

2.15 Address Mapping in Multiplexed Mode

The address mapping is described in **Table 2-6** as a function of data width and burst length.

Data	Burst	Ball	Address										
Width	Length		AO Note 1	A ₃	A ₄	A5 Note 2	A ₈	A9	A10	A13	A14	A17	A18
X36	$BL = 2$	Ax	A ₀	A ₃	A ₄	A ₅	A ₈	A ₉	A10	A13	A14	A17	A18
		Ay	X	A1	A2	X	A ₆	A7	X	A11	A12	A16	A15
	$BL = 4$	Ax	A ₀	A ₃	A4	A ₅	A ₈	A ₉	A10	A13	A14	A17	X
		Ay	X	A ₁	A ²	X	A ₆	A7	X	A11	A12	A16	A15
X18	$BL=2$	Ax	A ₀	A ₃	A ₄	A ₅	A8	A ₉	A10	A13	A14	A17	A18
		Ay	X	A1	A2	X	A6	A7	A19	A11	A12	A16	A15
	$BL = 4$	Ax	A ₀	A ₃	A4	A ₅	A ₈	A ₉	A10	A13	A14	A17	A18
		Ay	X	A1	A2	Χ	A6	A7	X	A11	A12	A16	A15
	$BL = 8$	Ax	A ₀	A ₃	A ₄	A ₅	A ₈	A ₉	A10	A13	A14	A17	X
		Ay	X	A1	A2	X	A ₆	A7	X	A11	A12	A16	A15
X9	$BL=2$	Ax	A ₀	A ₃	A4	A ₅	A8	A ₉	A10	A13	A14	A17	A18
		Ay	A20	A1	A2	X	A ₆	A7	A19	A11	A12	A16	A15
	$BL = 4$	Ax	A ₀	A ₃	A ₄	A ₅	A8	A ₉	A10	A13	A14	A17	A18
		Ay	X	A ₁	A2	X	A6	A7	A19	A11	A12	A16	A15
	$BL = 8$	Ax	A ₀	A ₃	A ₄	A ₅	A ₈	A ₉	A10	A ₁₃	A14	A17	A18
		Ay	X	A1	A2	X	A6	A7	X	A11	A12	A16	A15

Table 2-6. Address Mapping in Multiplexed Address Mode

Notes 1. Reserved for A20 expansion in multiplexed mode.

2. Reserved for A21 expansion in multiplexed mode.

Remark X means "Don't care".

2.16 Read& Write configuration in Multiplexed Address Mode

In multiplexed address mode, the read and write latencies are increased by one clock cycle. The µPD48288209/18/36 cycle time remains the same, as described in **Table 2-7**.

Frequency	Symbol		Unit		
		1 Note	$\overline{2}$	3	
	t_{RC}	4	6	8	Cycles
	trl	5	7	9	Cycles
	twL	6	8	10	Cycles
400MHz	t_{RC}			20.0	ns
	trl			22.5	ns
	twL			25.0	ns
300MHz	trc		20.0	26.7	ns
	trl		23.3	30.0	ns
	twL		26.7	33.3	ns
200MHz	trc	20.0	30.0	40.0	ns
	trl	25.0	35.0	45.0	ns
	twL	30.0	40.0	50.0	ns

Table 2-7. Configuration in Multiplexed Address Mode

Note BL=8 is not available for configuration 1.

2.17 Refresh Command in Multiplexed Address Mode

Similar to other commands, the refresh command is executed on the next rising clock edge when in the multiplexed address mode. However, since only bank address is required for AREF, the next command can be applied on the following clock. The operation of the AREF command and any other command is represented in **Figure 2-29**.

Remark AREF: AUTO REFRESH AC: Any command Ax: First part Ax of address Ay: Second part Ay of address BAk: Bank k: k is chosen so that tRC is met.

Figure 2-31. READ Burst Basic Sequence: BL=4, with Multiplexed Addresses, Configuration 1, RL=5 XX Undefined CK# CK CMD $\langle \rangle$ 0 1 2 3 4 5 6 7 8 ADDR $\frac{\text{A}}{\text{BA0}}$ $RL = 5$ DQ QKx QKx# RD $\chi/\!/\chi$ Nop $\chi/\!/\chi$ (RD $\chi/\!/\chi$) (ND $\chi/\!/\chi$ Nop $\chi/\!/\chi$) (ND $\chi/\!/\chi$) (NDP $\chi/\!/\chi$) (RD $\sqrt{2}$ Don't care QVLD $\sqrt{\sqrt{N}}$ RD \sqrt{N} Nop \sqrt{N} RD Ax
BA1 $\begin{matrix} A_{\text{y}} \\ A_{\text{y}} \end{matrix}$ $\begin{matrix} A_{\text{y}} \\ A_{\text{y}} \end{matrix}$ $\begin{matrix} A_{\text{y}} \\ A_{\text{y}} \end{matrix}$ $\begin{matrix} A_{\text{y}} \\ A_{\text{y}} \end{matrix}$ $\begin{array}{c}\n\text{Ax} \\
\text{BA2}\n\end{array}$ Ay $\begin{array}{c}\n\text{Ay} \\
\text{BA2}\n\end{array}$ $\frac{Ax}{BA0}$ Ay $\frac{Ax}{BA}$ Ax BA1 \langle Q0a χ Q0b χ Q0c χ Q0d χ Q1a χ Q1b χ Q1e

Remark Ax/BAk: Address Ax of bank k Ay: Address Ay of bank k WR: WRITE Djk: Data k to bank j WL: WRITE latency RD: READ RL: READ latency

NEC

3. JTAG Specification

These products support a limited set of JTAG functions as in IEEE standard 1149.1.

Remark The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held HIGH for five rising edges of TCK. The TAP controller state is also reset on the POWER-UP.

JTAG AC Test Conditions

Input waveform (Rise / Fall time ≤ **0.3 ns)**

Output waveform

Output load condition

Parameter	Symbol	Conditions	MIN.	MAX.	Unit	Note			
Clock									
Clock cycle time	tTHTH		20		ns				
Clock frequency	f _{TF}			50	MHz				
Clock HIGH time	t THTL		10		ns				
Clock LOW time	ttlth		10		ns				
Output time									
TCK LOW to TDO unknown	t TLOX		$\mathbf 0$		ns				
TCK LOW to TDO valid	tTLOV			10	ns				
Setup time									
TMS setup time	t _{MVTH}		5		ns				
TDI valid to TCK HIGH	t _{DVTH}		5		ns				
Capture setup time	tcsu		$\mathbf 5$		ns	1			
Hold time									
TMS hold time	t _{THMX}		5		ns				
TCK HIGH to TDI invalid	tTHDX		5		ns				
Capture hold time	tchu		5		ns	1			

Table 3-3. JTAG AC Characteristics (0°C ≤ **T^C** ≤ **95°C)**

Note 1. tcsJ and tcHJ refer to the setup and hold time requirements of latching data from the boundary scan register.

JTAG Timing Diagram

Table 3-4. Scan Register Definition (1)

Table 3-5. Scan Register Definition (2)

Table 3-6. ID Register Definition

Bit Signal name Bump

Note Any unused balls that are in the order will read as a logic "0".

JTAG Instructions

Many different instructions (2^8) are possible with the 8-bit instruction register. All used combinations are listed in **Table 3-8**, Instruction Codes. These six instructions are described in detail below. The remaining instructions are reserved and should not be used.

The TAP controller used in this RAM is fully compliant to the 1149.1 convention. Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

Table 3-8

TAP Controller State Diagram

4. Package Drawing

144-PIN TAPE FBGA (18.5x11)

© NEC Electronics Corporation 2007

5. Recommended Soldering Condition

Please consult with our sales offices for soldering conditions of these products.

Types of Surface Mount Devices

6. Revision History

[MEMO]

NOTES FOR CMOS DEVICES

1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).

2 HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

3 PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

4 STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

POWER ON/OFF SEQUENCE **5**

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

INPUT OF SIGNAL DURING POWER OFF STATE **6**

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

- The information in this document is current as of August, 2008. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative ï purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific". ï

The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support). "Special":
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).