
SiHF068N60EF

www.vishay.com

Vishay Siliconix

EF Series Power MOSFET With Fast Body Diode



PRODUCT SUMMARY		
V_{DS} (V) at T_J max.	65	50
R _{DS(on)} typ. (Ω) at 25 °C	$V_{GS} = 10 V$	0.059
Q _g max. (nC)	7	7
Q _{gs} (nC)	1	9
Q _{gd} (nC)	1	6
Configuration	Sin	gle

FEATURES

- 4th generation E series technology
- Low figure-of-merit (FOM) Ron x Qg
- Low effective capacitance (Co(er))
- Reduced switching and conduction losses
- Avalanche energy rated (UIS)
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

- Server and telecom power supplies
- Switch mode power supplies (SMPS)
- Power factor correction power supplies (PFC)
- Lighting
 - High-intensity discharge (HID)
 - Fluorescent ballast lighting
- Industrial
 - Welding
 - Motor drives
 - Battery chargers
 - Solar (PV inverters)

ORDERING INFORMATION	
Package	TO-220 FULLPAK
Lead (Pb)-free and halogen-free	SiHF068N60EF-GE3

PARAMETER			SYMBOL	LIMIT	UNIT
Drain-source voltage			V _{DS}	600	V
Gate-source voltage		V _{GS}	± 30	V	
Continuous drain current ($T_{,l}$ = 150 °C) ^e	V _e at 10 V	$T_{\rm C} = 25 \ ^{\circ}{\rm C}$ $T_{\rm C} = 100 \ ^{\circ}{\rm C}$	1-	16	
Continuous drain current $(1_j = 150 \text{ C})^{\circ}$	V _{GS} at 10 V	T _C = 100 °C	I _D	10	А
Pulsed drain current ^a			I _{DM}	115	
Linear derating factor				0.31	W/°C
Single pulse avalanche energy ^b			E _{AS}	226	mJ
Maximum power dissipation			PD	39	W
Operating junction and storage temperature range		T _J , T _{stg}	-55 to +150	°C	
Drain-source voltage slope	$T_J = 1$	125 °C	-1) //-1+	100	
Reverse diode dV/dt d			dV/dt	50	V/ns
Soldering recommendations (peak temperature) ^c	For	10 s		260	°C
Mounting torque, M3 screw			0.6	Nm	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature

b. V_{DD} = 120 V, starting T_J = 25 °C, L = 28.2 mH, R_g = 25 $\Omega,$ I_{AS} = 4 A

c. 1.6 mm from case

d. $I_{SD} \leq I_D$, di/dt = 210 A/µs, starting T_J = 25 °C

e. Limited by maximum junction temperature

S21-0987-Rev. C, 11-Oct-2021



COMPLIANT

HALOGEN

FREE



THERMAL RESISTANCE RAT	INGS		
PARAMETER	SYMBOL	LIMIT	UNIT
Maximum junction-to-ambient	R _{thJA}	65	°C/W
Maximum junction-to-case (drain)	R _{thJC}	3.2	0/11

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static		•		•	•	•	
Drain-source breakdown voltage	V _{DS}	V _{GS} =	= 0 V, I _D = 250 μA	600	-	-	V
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C, I _D = 1 mA	-	0.63	-	V/°C
Gate-source threshold voltage (N)	V _{GS(th)}	V _{DS} =	V _{GS} , I _D = 250 μA	3	-	5	V
		١	$V_{\rm GS} = \pm 20 \rm V$	-	-	± 100	nA
Gate-source leakage	I _{GSS}	١	/ _{GS} = ± 30 V	-	-	± 1	μA
7		V _{DS} =	480 V, V _{GS} = 0 V	-	-	1	μA
Zero gate voltage drain current	IDSS	V _{DS} = 480 V	, V _{GS} = 0 V, T _J = 125 °C	-	-	2	mA
Drain-source on-state resistance	R _{DS(on)}	$V_{GS} = 10 V$	I _D = 16 A	-	0.059	0.068	Ω
Forward transconductance	9 _{fs}	V _{DS} = 30 V, I _D = 16 A		-	9	-	S
Dynamic				•	•		
Input capacitance	C _{iss}	V _{GS} = 0 V,		-	2628	-	pF
Output capacitance	C _{oss}	· ·	$V_{GS} = 0 V,$ $V_{DS} = 100 V,$		122	-	
Reverse transfer capacitance	C _{rss}	f = 1 MHz		-	7	-	
Effective output capacitance, energy related ^a	C _{o(er)}			-	87	-	
Effective output capacitance, time related ^b	C _{o(tr)}	$V_{\rm DS} = 0.0$	/ to 480 V, V _{GS} = 0 V	-	543	-	
Total gate charge	Qg			-	51	77	
Gate-source charge	Q _{gs}	V _{GS} = 10 V	I _D = 16 A, V _{DS} = 480 V	-	19	-	nC
Gate-drain charge	Q _{gd}			-	16	-	1
Turn-on delay time	t _{d(on)}			-	27	54	
Rise time	t _r	V _{DD} = 480 V, I _D = 16 A,		-	55	83	1
Turn-off delay time	t _{d(off)}		$= 10 \text{ V}, \text{ R}_{\text{g}} = 9.1 \Omega$	-	53	80	ns
Fall time	t _f		-		35	70	_
Gate input resistance	R _g	f = 1 MHz, open drain		0.3	0.7	1.4	Ω
Drain-Source Body Diode Characteristic	s			•	•		
Continuous source-drain diode current	I _S	MOSFET sym showing the	MOSFET symbol		-	41	
Pulsed diode forward current	I _{SM}	integral revers p - n junction		-	-	115	A
Diode forward voltage	V _{SD}	T _J = 25 °C	C, I _S = 16 A, V _{GS} = 0 V	-	-	1.2	V
Reverse recovery time	t _{rr}			-	152	304	ns
Reverse recovery charge	Q _{rr}		$5 ^{\circ}\text{C}, I_{\text{F}} = I_{\text{S}} = 16 \text{A},$	-	1	2	μC
Reverse recovery current	I _{RRM}	di/dt = 100 A/µs, V _R = 400 V		-	14	_	A

Notes

a. $C_{oss(er)}$ is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS}

b. Coss(tr) is a fixed capacitance that gives the same charging time as Coss while VDS is rising from 0 % to 80 % VDSS



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature





Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage



S21-0987-Rev. C, 11-Oct-2021

3 For technical questions, contact: hvm@vishay.com Document Number: 92309

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishav.com/doc?91000



SiHF068N60EF

Vishay Siliconix




Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Safe Operating Area

Note

a. V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified




Fig. 10 - Maximum Drain Current vs. Case Temperature





Fig. 11 - Temperature vs. Drain-to-Source Voltage

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



SiHF068N60EF

Vishay Siliconix








Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms




Fig. 15 - Unclamped Inductive Test Circuit




Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Basic Gate Charge Waveform




Fig. 18 - Gate Charge Test Circuit

S21-0987-Rev. C, 11-Oct-2021

5

Document Number: 92309

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>





Peak Diode Recovery dv/dt Test Circuit





Fig. 19 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?92309.



TO-220 FULLPAK (High Voltage)

OPTION 1: FACILITY CODE = 9



		MILLIMETERS	
DIM.	MIN.	NOM.	MAX.
A	4.60	4.70	4.80
b	0.70	0.80	0.91
b1	1.20	1.30	1.47
b2	1.10	1.20	1.30
С	0.45	0.50	0.63
D	15.80	15.87	15.97
е		2.54 BSC	
E	10.00	10.10	10.30
F	2.44	2.54	2.64
G	6.50	6.70	6.90
L	12.90	13.10	13.30
L1	3.13	3.23	3.33
Q	2.65	2.75	2.85
Q1	3.20	3.30	3.40
ØR	3.08	3.18	3.28


Notes

- 1. To be used only for process drawing
- 2. These dimensions apply to all TO-220 FULLPAK leadframe versions 3 leads
- 3. All critical dimensions should C meet $C_{pk} > 1.33$
- 4. All dimensions include burrs and plating thickness
- 5. No chipping or package damage
- 6. Facility code will be the 1st character located at the 2nd row of the unit marking

1



OPTION 2: FACILITY CODE = Y



	MILLIMETERS		INCHES	
DIM.	MIN.	MAX.	MIN.	MAX.
А	4.570	4.830	0.180	0.190
A1	2.570	2.830	0.101	0.111
A2	2.510	2.850	0.099	0.112
b	0.622	0.890	0.024	0.035
b2	1.229	1.400	0.048	0.055
b3	1.229	1.400	0.048	0.055
С	0.440	0.629	0.017	0.025
D	8.650	9.800	0.341	0.386
d1	15.88	16.120	0.622	0.635
d3	12.300	12.920	0.484	0.509
E	10.360	10.630	0.408	0.419
е	2.54	BSC	0.100 BSC	
L	13.200	13.730	0.520	0.541
L1	3.100	3.500	0.122	0.138
n	6.050	6.150	0.238	0.242
ØP	3.050	3.450	0.120	0.136
u	2.400	2.500	0.094	0.098
V	0.400	0.500	0.016	0.020

DWG: 5972

Notes

1. To be used only for process drawing

2. These dimensions apply to all TO-220 FULLPAK leadframe versions 3 leads

3. All critical dimensions should C meet $C_{pk} > 1.33$

4. All dimensions include burrs and plating thickness

5. No chipping or package damage
6. Facility code will be the 1st character located at the 2nd row of the unit marking

2

Document Number: 91359

For technical questions, contact: hvmos.techsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.