RENESAS

Programmable Multi Channel PMIC for Tablet PCs

Advanced Datasheet IDTP9165

Features

- **Operates from a 2.7V to 5.25V supply**
- **Five programmable, current-mode, step-down converters**
	- **Dynamic voltage scaling (12.5mV steps)**
	- **Automatic PWM/PFM transition at light load**
	- **0.75V to 3.3V software programmable output voltage range**
	- **Two converters with 1.5A output current**
	- **One converter with 5A output current**
	- **One 10A or two 5A output current converters**
	- **Remote voltage sensing**
	- **Support for external power modules to increase DCD1 rail output current up to 20A**
- **11 programmable general purpose LDOs**
	- **Eight 200mA, and three 160mA capable LDOs**
	- **DCD0 or DCD1 Tracking LDO**
	- **1.0V to 5.25V input voltage range**
	- **0.75V to 3.3V software programmable output voltage range**
	- **Always-on LDO for RTC with coin cell/SuperCap charging capability**
- **Low power RTC module**
	- **Counts seconds, minutes, hours, day, date, month and year**
- **10-bit ADC**
- **Host interface and system management**
	- **Interrupt controller with mask-able interrupts,**
	- **Reset function**
	- **Power good monitoring**
	- **Programmable sequencing of output rails**
- **High speed I2C interface, 3.4Mbit/s**
- **Eight programmable GPIOs**
- **84-lead 7mm x 7mm x 0.8mm dual-row QFN package**

Applications

- **Tablet PCs**
- **ClamShell**
- **SoC power management**

Description

IDTP9165 is a programmable, multiple channel power management IC (PMIC). It includes 5 integrated, synchronous, step-down DC/DC regulators (DCD0a, DCD0b, DCD1 through DCD3), 11 LDOs (LDO0 through LDO9, and LDOTR), a Real Time Clock (RTC), a 10-bit ADC,, eight GPIOs (GPIO0 through GPIO7), and a high speed I²C interface (I²C bus address: 0x4F). The product is ideal for Tablet PCs and other multi rail applications and is specifically designed to support the power management requirements of quad-core processor platforms.

The PMIC DC/DC regulators can support the output current requirements for the CPU (DCD0) and SOC (DCD1) of the application processor with up to 10A and 5A, respectively. The output voltages are programmable from 0.7V to 1.5V.

DCD0 can be configured as a dual-phase, step-down regulator or as two single-phase regulators (DCD0a and DCD0b). Both DCD0 and DCD1 offer remote sensing of the rail voltage and dynamic voltage scaling (DVS) in 12.5mV steps. The DVS set output voltage slew rate is software adjustable. Furthermore, DCD1 supports the addition of external power modules (IDTP9167) to increase the output current to over 20A.

There are two step-down regulators (DCD2, DCD3) with output currents of up to 1.5A. Those regulators are output voltage software adjustable in 12.5mV steps. All step down switching regulators are current-mode controlled with a switching frequency of 2.1MHz.

Also integrated in the IDTP9165 are 11 software programmable LDOs with a wide output voltage range and with output currents capabilities up to 280mA. All LDOs are low noise, high PSRR, and low dropout regulators.

The output voltages of all regulators as well as device sequencing can be software programmable by writing to volatile registers through the I²C interface (Default address: 0x4F) or permanently programmed by OTP (One Time Programmable fuse cells). The PMIC operates from a single 2.7V to 5.25V supply. Additionally, the device has an internal high voltage regulator to supply the ONKEY button and RTC circuitry. This feature allows the complete shutdown of the pre-regulator in a dual-cell or triplecell battery system, thus increasing the battery life of the tablet. IDTP9165 also provides a dedicated pin to sequence the DDR memory power supply.

The package for the IDTP9165 is a 7mm x 7mm, 84 lead, dual row QFN package. Operation through the commercial temperature range -40°C to +85°C is guaranteed.

ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings (AMR) are stress ratings only. Stresses greater than those listed below (Tables 1 and 2) may cause permanent damage to the device. Operation of the IDTP9165 at AMR is not implied. Exposure to AMR may affect longterm reliability.

Table 1 – Absolute Maximum Ratings.

Table 2- Package Thermal Information

Note: The maximum power dissipation is P_{D(MAX)} = (T_{J(MAX)} - T_A) / θ_{JA} where T_{J(MAX)} is 125°C. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the device will enter thermal shutdown.This thermal rating was calculated on a JEDEC 4 layer board (4.5"x4.0"), using a 0.169"x0.169" ePad soldered down, with 16 PCB Thermal vias, arranged in a 4x4 symmetrical array.Actual thermal resistance is affected by PCB size, solder joint quality, layer count, copper thickness, air flow, altitude, and other unlisted variables.

Table 3 – ESD Information

ELECTRICAL CHARACTERISTICS

 V_{INA} , V_{INC} , V_{IND} , V_{INE} = 5V, T_J = -40 to +125°C, unless otherwise noted. Typical values are at 25°C, unless otherwise noted. **Table 4. General Electrical Characteristics**

ELECTRICAL CHARACTERISTICS – DCD0,1,2,3 REGULATORS

Table 5. DCD0, (Dual Phase, 10A, DVS capable, Trim Options 1 & 2) Electrical Characteristics

. <u>.</u>

Table 6. DCD0a (Single Phase, 5A, DVS capable, Trim Option 3) Electrical Characteristics

RENESAS

Advanced Datasheet

Table 7. DCD0b (Single Phase, 5A, NOT DVS capable, Trim Option 3) Electrical Characteristics

 $\rm C_{O(DCD0b)}$ = 47µFx2, L = 0.47µH, V $\rm _{O(DCD0b)}$ = 1.000V, V $\rm _{PVINO}$ = V $\rm _{PVINA}$ = V $\rm _{PVINB}$ = 5V, T $\rm _{A}$ = 25°C

Table 8. DCD1 (Single-Phase Step-Down Regulator) Electrical Characteristics

RENESAS

Advanced Datasheet

Table 9. DCD2 (Single-Phase Step-Down Regulator) Electrical Characteristics

Table 10. DCD3 (Single-Phase Step-Down Regulator) Electrical Characteristics

 $\rm C_{O(DCD3)}$ = 22μF, L = 2.2μH, V $\rm O_{O(DCD3)}$ = 1.35V, V $\rm P_{VIN3}$ = 5V, T \rm_A = 25°C

ELECTRICAL CHARACTERISTICS -LDO Regulators

Table 11. LDO0, 1, 2, 5 Electrical Characteristics

 $-$...

Table 12. LDOTR (Tracking LDO) Electrical Characteristics

Table 13– LDO3, 4 Electrical Characteristics

 C_{O} = 2.2μF, V_{IN} > V_O + 0.3V, T_A = 25°C

Table 14– LDO6, 7, 8, 9 Electrical Characteristics

ELECTRICAL CHARATERISTICS - Charger

Table 15– Charger Module Electrical Characteristics

$T_A = 25$ °C

ELECTRICAL CHARACTERISTICS - GPIO

Table 16– GPIO Interface Electrical Characteristics

ELECTRICAL CHARACTERISTICS - ADC

Table 17– ADC Electrical Characteristics

ELECTRICAL CHARACTERISTICS – RTC

Table 18– RTC Electrical Characteristics

ELECTRICAL CHARACTERISTICS - I2C Interface

Table 19– I2C Electrical Characteristics

Unless otherwise specified, typical values at $T_A = 25^{\circ}C$, $V_{DD} = V_{101}$, $T_A = 40^{\circ}C$ to +85°C.

I ²C – Interface Timing

TYPICAL PERFORMANCE CHARACTERISTICS – DCD0

 $C_{O(DCD0)} = 150 \mu$ F, L = 0.47 μ H, V_{O(DCD0)} = 1.000V, V_{PVIN0} = V_{PVINA} = V_{PVINB} = 5V, T_A = 25°C

Figure 4. Load Regulation **Figure 4. Load Regulation Figure 5. Line Regulation**

RENESAS

Advanced Datasheet

TYPICAL PERFORMANCE CHARACTERISTICS – DCD1

 $C_{O(DCD1)} = 68\mu$ F, L = 1 μ H, V_{O(DCD1)} = 1.000V, V_{PVIN1} = 5V, T_A = 25°C

Figure 8. Load Regulation Figure 9. Line Regulation

TYPICAL PERFORMANCE CHARACTERISTICS – DCD2

 $C_{O(DCD2)} = 22\mu F$, L = 2.2 μH , $V_{O(DCD2)} = 1.8V$, $V_{PVIN2} = 5V$, T_A = 25°C

Figure 10. Efficiency **Figure 11. Transient Response** (100mA – 1A)

Figure 12. Load Regulation Figure 13. Line Regulation

RENESAS

Advanced Datasheet

TYPICAL PERFORMANCE CHARACTERISTICS – DCD3

 $C_{O(DCD3)} = 22μF, L = 2.2μH, V_{O(DCD3)} = 1.35V, V_{PVIN3} = 5V, T_A = 25°C$

Figure 14. Efficiency Figure 15. Transient Response (100mA – 1.5A)

Figure 16. Load Regulation Figure 17. Line Regulation

OVERVIEW OF POWER SUPPLIES

Table 20– Power Supply, Inductance, and Output Capacitance Summary

PIN CONFIGURATION AND DESCRIPTION

Trim option 1: DCD0 is a 10A Buck with DVS capability. There is no ability to control external power ICs.

Trim option 2: The same as option 1 with the exception that GPIO6 becomes DIO and GPIO7 becomes DIF. These are the data (DIO) and clock (DIF) serial communication lines which enable IDTP9165 to control external IDTP9167 type power ICs.

Trim option 3: The same as option 2 except that DCD0 is split into two 5A Bucks – DCD0a and DCD0b. Only DCD0a is capable of DVS control (as well as the usual I²C interface). DCD0b is controlled only through the I2C interface.

Figure 18 – IDTP9165 Pinout (all possible pin functions shown)

Figure 19 – IDTP9165 Pinout, Trim Option 1 (top view)

Figure 20 – IDTP9165 Pinout, Trim Option 2 (top view)

Figure 21 – IDTP9165 Pinout, Trim Option 3 (top view)

DETAILED PIN CONFIGURATION

Table 21 – NQG84 Pin Functions by Pin Number

 $-$

RENESAS

Advanced Datasheet

PRODUCT OVERVIEW

The IDTP9165 is an integrated device that combines power management, backup battery/SuperCap charging, pre-regulator control, system monitoring, a Real Time Clock (RTC) and external regulator enable control. All of these subsystems are configured, monitored and controlled by on-chip programmable registers over an I²C interface. It includes 4 integrated, synchronous, step-down DC/DC regulators (5 regulators when using Device Option 3, which splits the dual phase DCD0 into two separate single phase switching regulators), 11 LDOs, a 10 bit ADC, 8 GPIOs, and a high speed I2C interface. The IDTP9165 also contains all the necessary interface connections required by state-of-the-art quad-core application processor.

There are three device options available: Option 1, 2, 3: **Device option 1**: DCD0 is a 10A Buck with DVS capability. There is no ability to control external power ICs.

Device option 2: The same as option 1 with the exception that GPIO6 becomes DIO and GPIO7 becomes DIF. These are the data (DIO) and clock (DIF) serial communication lines which enable IDTP9165 to control external IDTP9167 type power ICs.

Device option 3: The same as option 2 except that DCD0 is split into two 5A Bucks – DCD0a and DCD0b. Only DCD0a is capable of DVS control. DCD0b is controlled only through the I ²C interface. (DCD0a can also be controlled through the usual I ²C interface)

Figure 22. External Component Connections

Dual-Phase Step-Down Regulator DCD0 (Trim option 1, 2)

Table 22– DCD0 Module Pin Definitions

Dual-Phase Step-Down Regulator DCD0a (Trim option 3)

Figure 24. DCD0a External component connections

Table 23– DCD0a Module Pin Definitions

Dual-Phase Step-Down Regulator DCD0b (Trim option 3)

Figure 25. DCD0b External component connections

Table 24– DCD0b Module Pin Definitions

Step-Down Regulator DCD1

Figure 26. DCD1 External component connections

Table 25– DCD1 Module Pin Definitions

Step-Down Regulator DCD2

Table 26– DCD2 Module Pin Definitions

Step-Down Regulator DCD3

Figure 28. DCD3 External component connections

Table 27– DCD3 Module Pin Definitions

LDO Regulators – Electrical Characteristics

LDO0, 1, 2, 5

Table 28– LDO0, 1, 2, 5 Module Pin Definitions

LDOTR Tracking LDO

Figure 30. LDOTR External component connections

Table 29– Tracking LDO Module Pin Definitions

LDO3, 4

Figure 31. LDO3,4 External component connections

Table 30– LDO3, 4 Module Pin Definitions

LDO6, 7, 8, 9

RTC LDO, Coin Cell/SuperCap Charger

Figure 33. RTC LDO and Coin Cell Charger external component connections

Table 32– Charger Module Pin Definitions

Figure 34. RTC LDO and Coin Cell Charger internal connections

GPIO Interface

Table 33– GPIO Module Pin Definitions

Figure 35. GPIO interface internal connections

IMPORTANT:

The IDTP9167 external DC/DC regulator I/O communication is a 1.8V interface only. VIO0 Supplies this I/O as well as the I ²C. It must be set to 1.8V to operate the IDTP9157.If not using the IDTP9157 the voltage can be increased to operate the I2C at higher voltages but the I 2C speed maximum communication speed will be decreased.

ADC

Table 34– ADC Module Pin Definitions

RTC

Table 35– RTC Module Pin Definitions

 $-$

I ²C

Description

The IDTP9165 is a slave device only. It is designed to operate with wide frequency range of 400KHz – 3.4MHz. The PMIC is accessed using a 7-bit addressing scheme. The PMIC I²C slave is not allowed to stretch the clock, and must be capable of being multi-mastered in a debug environment. The I²C bus is only used for non-latency critical register accesses and communication between the SoC and PMIC.

The PMIC supports the standard I²C read and write functions. The configuration register space is covered into one 256-byte partitions. The PMIC supports four 7-bit device addresses are configurable through One Time Programming (OTP) at the factory. The address can be configured as 0x4F (1001111), 0x60 (1100000), 0x74 (1110100), and 0x77 (1110111) to allow for cases where multiple IDTP9165s are used on the same board or other I2C address conflicts arise.

The default address is 0x4F.

Note that in 8-bit format, these addresses correspond to 0x9E, 0xC0, 0xE8, and 0xEE for writes, and 0x9F, 0xC1, 0xE9, and 0xEF for reads.

Table 36: I2C Addresses

Reading data back from PMIC registers follow the "combined protocol" as described in the I2C specification, in which the first byte written is the register offset to be read, and the first byte read (after a repeat START condition) is the data from that register offset. See the figures below for details.

The following diagrams captures the different high-speed and fast-speed transaction format/protocol.

Advanced Datasheet

Sequential offset accesses within a single transaction ("burst" reads and writes) are supported by IDTP9165's I ²C module.

The IDTP9165's I²C port conforms to the 3.4 MHz Highspeed mode (Hs-mode) I²C bus protocol and supports 7 bit device/page addressing.

The IDTP9165's I²C port follows I2C bus protocol during register reads or writes that are initiated by an external I²C Master (typically the application processor).

I ²C Pin Definitions

Table 37– I2C Pin Definitions

I ²C Register Map

A yellow field **in the table indicates that the bit can be programmed by fuse.** After power-on, the bit is set to its pre-programmed value, but it can be changed anytime by an I2C write command.

Byte Ordering and Offset

All registers are defined within one byte width and occupy one byte in the address space. Please refer to the individual register descriptions for information on how that register is stored in address space.

Reserved Bit Fields

Bit fields and Bytes labeled *RESERVED* are reserved for future use. When writing to a register containing some *RESERVED* bits, the user should do a "read-modify-write" such that only the bits, which are intended to be written, are modified.

NOTE: DO NOT WRITE to registers containing all *RESERVED* bits.

Register Access Types

Table 38. Register Access Type Description

Regulator Enable

Table 39– Regulator Enable registers

If regulators are not linked to an enable pin (PEN0, PEN1) nor configured within a sequencing scheme, then bits in REGON0 to REGON3 can be set to turn on/off the regulators. If a regulator is configured by OTP to be part of a power sequence or is pin controlled, the appropriate bit in the register is automatically set to "1" at start-up from OFF state. The user can however disable the regulator at any time by writing a "0" to the enable bit.

It is good practice to read the entire register and modify only the bit that needs to be changed (read-modify-write).

DCD Regulators Configuration

Table 40– DCD Regulators registers

Registers 5 to 19 configure and control the 4 switching regulators.

These registers program the regular output voltage (ex. DCD0 VOUT) and the voltage desired during Dynamic Voltage Scaling (ex. DCD0_VDVS). Dynamic Voltage Scaling (DVS) occurs when a different voltage is desired for better performance. At that time the DVS bits (ex. DCD0_DVS) are set to "1" and the output voltage is changed while the regulator remains on. These registers also control the slew rate of change between the normal output voltage and the DVS voltages through the _SR bits (ex. DCD0_SR). Only DCD0 and DCD1 support dynamic voltage scaling.

A second method of dynamic voltage scaling is available through the use of the DCD0_PDVS (and DCD1_PDVS) bits. PDVS stands for PWM-DVS control. In PDVS control the duty cycle of the PWM signal will add a positive voltage offset to the DCD0_VOUT/DCD1_VOUT command. See "**[DCD0/DCD1 PDVS \(PWM DVS\)](#page-82-0) [Operation](#page-82-0)**" for more information. This bit is set then the voltage is controlled through a two wire interface (clock and PWM type data). For DCD0, clock and data inputs are

GPIO4 and GPIO5 respectively. For DCD1, clock and data inputs are GPIO3 and GPIO2 respectively.

DCD0 and DCD1 support two voltage ranges, a low range from 0.5375V to 1.3250V and a high range from 0.7625V to 1.55V. The default range is set by register bits RANGE_01[5:4] (**[Table 57](#page-75-0)**) to the high range. Important: ALWAYS turn of the regulator before changing ranges.

These registers also control the output voltages of DCD2 and DCD3 (ex. DCD2 VOUT). Four voltage ranges are available depending on the value programmed in the range bits (ex. DCD2_RNG). Using the _RNG and _VOUT bits voltages from 525mV to 3.3375V are possible. As in the case of DCD0 and DCD1, always turn of the regulator before changing ranges..

The power up behavior is programmed through the PIN and PEN bits. PIN are the gate keeper bits, they stand for "Power up Input control". If a PIN bit is set to "1" then the regulator will be turned on by one of the two physical PEN pins that are available to the external world. The PEN bit

Advanced Datasheet

determines whether the PMIC reacts to either PEN0 ("0") or PEN1.The PEN control is available to all four regulators.

Finally, if the PIN bit is not set then power up control defaults to the sequence registers as described later in this document.

All four switching regulators can be forced into constant PFM or PWM mode through the PWM and PFM bits (exs. DCD0_PWM, DCD0_PFM). PWM definition: PWM is used for tighter control of the output voltage. Either the high side or the low side power transistor is on at any given time, at no time is the output floating. This allows for very good control of the output voltage and the expense of poor efficiency at light loads. PFM definition: PFM mode is the opposite: good efficiency and more ripple on the output voltage. PFM mode is used for light loads only, typically, when the regulator would be well into the discontinuous conduction mode (DCM) of operation. Due to the light load, the voltage floats up to 20mV above the programmed value. The output stage – both high and low side transistors – then turn off and allow the voltage to

decrease to 10mV of the programmed value before turning back on to pump up the output voltage again. This gives an average positive offset of approximately 15mV. If both PFM and PWM bits are zero then the regulator automatically transitions between PWM and PFM mode. If both PFM and PWM bits are set then the regulator is forced into PFM mode. Do not set both PFM and PWM (try to force both PFM and PWM modes) bits at the same time

There are two current limits – a higher one and a lower one - for the DCD0 and DCD1 regulators. They are approximately 7A and 6A. The lower limit over current protection may be turned on or off through the DCDx EILIM register. The synchronization between DCD0 through DCD3 is configurable through the DCD_DLY register. Also through the DCD_DLY register phase A and B can be programmed to switch at the same time instead of 180° out of phase.

Table 41– DCD0/1 Regulator Output Voltage Ranges

 $\overline{}$

Table 42– DCD2/3 Regulator Output Voltage Ranges

LDOs Voltage Setting and Configuration

Table 43– LDO configuration registers

Registers 20 to 34 configure the output voltages of the 11 LDOs,

The LDO voltages are programmed through the LDOx_VOUT registers. LDO is controlled by either PEN0 or PEN1 through the LDOx_PIN bits. For example, suppose the user wants LDO5 to output 1.5V only when PEN1 goes high. To program 1.5V write "001010" (see [Table 44\)](#page-53-0) into LDO5_VOUT. To activate the PEN mode write "1" to LDO5 PIN. To respond to PEN1 (instead of PEN0) write "1" to LDO5_PEN.

After start-up from OFF state, the output voltage of LDO9 is the same as LDO8. If another voltage setting for LDO9 is required, the user needs to configure the setting via I2C before turning on the LDO.

The tracking LDO (LDOTR) tracks either DCD0 or DCD1 voltage (depending on the **[LDOTR_SEL](#page-76-1)** bit) if LDOTR_TRC = "1". Since the output voltage range for LDOTR is 0.6V to 1.4875V the DCD1 output voltage must stay within those range when tracking is enabled.

LDOx SC are real time short circuit status bits. They are set to "1" when an over current is detected, and set to "0" when the over current ceases.

Table 44– LDO Output Voltage Ranges

Sequencing and Timing Configuration

Table 45– Sequencing configuration registers for regulators, GPIOs, and ENEXT pin

Registers 35 to 57 configure the regulators' behavior when the IC transitions between OFF/ON states

Only the ON-OFF sequencing can be hard coded; therefore, the desired behavior for SLEEP state entrance and exit needs to be configured before going into SLEEP state the first time. By default the ON-SLEEP-ON transition is identical to the ON-OFF-ON transition.

In order to have a regulator controlled by these sequencing registers the x_OSEQ must first be set to "1".

After that the order in which the regulator comes up is controlled by the x_GRP_ON bits. Group 0 comes up first, followed by group 1, group 2, …, and lastly group 7. The order is reversed for turning off: group 7 first and group 0 last.

The delay time between groups turning-on or off can be set individually from 1ms to 10ms.

Advanced Datasheet

To turn on the delay between groups set the appropriate DLY_ON bits to "1". DLY_ON0 turns on the delay between group 0 and group 1. DLY_ON1 turns on the delay between group 1 and group 2, etc.

The DLY_GRP0 setting defines the delay time between group 0 and group 1, DLY_GRP1 sets the delay time between group 1 and group 2, etc.

For example, if the user wants DCD2 to come up first, wait 1ms, then DCD3, wait 4ms,then DCD1 and LDO0 together then the user must program the registers thus:

Three of the GPIOs can be used as enable signals for external regulators and can be part of a sequence. If configured as an enable signal the GPIO is automatically configured as an output.

If DCD0 is split into DCD0a and DCD0b, then DCD0 registers control DCD0a and ENDDR registers control DCD0b.

NOTE: If a regulator is part of a sequence and at the same time assigned to an enable pin (PEN0 or PEN1), the regulator follows the programmed sequence until RSTB is asserted "1". Once RSTB is asserted "1" the PENx pin controls the regulator.

Figure 41. Sequencing OFF to ON (SLEEP[6](#page-90-0) to ON)

| | DLY_GRP6 | DLY_GRP5 | DLY_GRP4 | DLY_GRP3 | DLY_GRP2 | DLY_GRP1 | DLY_GRP0 |
|---------------------|----------|--------------|----------|----------|--------------|----------|----------|
| | | | | | | | |
| Reg1 | | | | | | | |
| Reg2 | | | | | | | |
| Reg3 | | | | | | | |
| Reg4 | | | | | | | |
| | | | | | | | |
| GRP7 RSTB | | GRP6 GRP5 | GRP4 | | GRP3 GRP2 | GRP1 | GRPO |

Figure 42. Sequencing ON to OFF (ON to SLEE[P](#page-56-0)⁶)

RTC Configuration

Table 46– RTC configuration registers

Registers 58 to 73 configure the real-time clock (RTC) and the alarm setting.

If the RTC alarm is enabled and the IC is in ON or SLEEP state the RTC generates an interrupt to the microprocessor through the INTB pin. If the IC is in OFF state the RTC generates a wake-up event and starts-up the system.

The time and alarm is BCD coded and time and date is separated into seconds, minutes, hours, etc. The RTC assumes the clock operating from year 2000 until 2099 with automatic leap year correction. Reading the RTC_xxxx registers returns real time counter content.

Units are conveniently set into multiple of 1's and 10's. For example: RTC_H = real time hours, and RTC_TH = real time counter in units of 10 hours per count. Important note:

IMPORTANT: Even if the bits will allow it, do not program larger values than the ranges defined in the register bits description.

Advanced Datasheet

Register bits description

Note ¹ Important note: Even if the bits will allow it, do not program larger values than the ranges defined in the register bits description.

 \sim

Interrupt and Interrupt Enable

Table 47– Interrupt configuration registers

Registers 76 to 80 configure the interrupt behavior of the PMIC and whether or not specific events will generate an interrupt to the microprocessor.

After reading the interrupt, each event can be individually cleared by writing a "1" to the corresponding bit. All enable bits are set to "0" by default, except bits ONKEY and ONKEY_LP in INT2_EN register. All interrupt events can

be enabled/disabled by setting the corresponding bits to "0" in the INT1_EN and INT2_EN registers. Setting the EN bit to "1" generates an interrupt on the INTB pin when an event occurs.

Voltage, Current, and Temperature Monitoring

Table 48– Monitoring configuration registers

Registers 81 to 93 are settings for voltage, current, and temperature limits. Once those limits are exceeded, an interrupt can be generated.

GPIO Configuration and Status

Table 49– GPIO, CK32, and RSTB configuration registers

Registers 94 to 105 configure the GPIO ports.

Each GPIO can be individually configured as input or output. If configured as an input, one can use the input directly or with a debounce filter. The debounce filter time is the same for all inputs and can be selected between 100μs and 30ms.

If GPIO[0:2] pin is configured as a sequencing output, the GPIOx is set to an output automatically.

ADC Inputs Configuration

Table 50– ADC configuration registers

Registers 106 to 111 configure the ADC operation.

The user can select the sources, which need to be measured as well as the repetition time of the measurements.

Advanced Datasheet

ONKEY and Power Event Pins Configuration

Table 51– ONKEY, PEN1, and PEN2 configuration registers

Wake-up from Sleep State, Reset, Turn-off of the Device

Table 52– Wake-up from SLEEP state and PMIC reset configuration registers

VSYS UVLO Configuration

Table 53– VSYS UVLO configuration registers

Wake-up source and ACOK, LID

Table 54– Wake-up source and ACOK, LID configuration register

Power-good Pin (PG0)

Table 55– Power-good pin (PG0) configuration register

Charger and RTC crystal capacitor adjustment

Table 56 – RTC crystal capacitor adjustment and charger configuration registers

CINT and CADJ can be set to fine-tune the crystal oscillator. Normally there are no changes necessary if a crystal with 12.5pF load capacitance is used.

ILIM Increase Time and DCD0,1 VOUT Range

Table 57– Increase time of higher current limit for regulators, Determine DCD0,1 VOUT range

Registers 125 controls the current limits of DCD0 and DCD1, and register 126 controls the range of DCD0 and DCD1

Configuration Registers for Dynamic Power System

Table 58– DCD0 split, LDOTR select, Dynamic Power Scaling control

Registers 127 to 129 The main job of these registers is to configure the control of the additional, external current sourcing switching regulators, which add extra phases and current sourcing ability to DCD1.

Configuration Registers for Dynamic Power System

Table 59– DCD0 split, LDOTR select, Dynamic Power Scaling control

THEORY OF OPERATION

Block Diagram

43 – Simplified Block Diagram

OVERVIEW

The IDTP9165 is a high efficiency power management IC with four switching regulators and eleven low drop out regulators. It is designed to supply power to products such as laptop computers, tablet PCs, and other portable devices. It has push button wakeup, power up sequencing, I2C controlled programming, built in ADC, controls for enabling external power supplies, as well as other features.

Power Up

Power up considerations

The IDTP9165 is powered on by pulling ONKEY or LID momentarily low after V_{SYS} is applied.

There is a delay from ONKEY going low to the IDTP9165 turning on (RSTB going low) of approximately 30ms.

The IDTP9165 is powered off by pulling pin ONKEY low for approximately four seconds. This time is programmable from 0 to 64 seconds (see **[Table 51](#page-69-0)**).

ACOK Power up

After proper programming (permanently programming INWAKE register, ACOK bit to one), one may have automatic power up upon detection of V_{IN} through the ACOK pin. However, there is a 600 ms blanking time that must be "waited out" before the IDTP9165 will respond to a high voltage on ACOK. This means a large filter (R=200kΩ, C=10µF) is required to keep ACOK below the logic high threshold for that 600 ms after the V_{IN} is initially applied to the PMIC. In order to bypass this large filter for

the next power down, once powered up use a GPIO to drive a 2N7002 to pull ACOK to GND. This will prepare it to detect the next power cycle

Sequence Programming

Only the ON-OFF sequencing can be hard coded; therefore the desired behavior for SLEEP state entrance and exit needs to be configured before going into SLEEP state the first time. By default the ON-SLEEP-ON transition is identical to the ON-OFF-ON transition.

In order to have a regulator controlled by these sequencing registers the x_OSEQ must first be set to "1". After that the order in which the regulator comes up is controlled by the x_GRP_ON bits. Group 0 comes up first, followed by group 1, group 2, …, and lastly group 7. The order is reversed for turning off: group 7 first and group 0 last (see **[Table 45](#page-54-0)**).

The delay time between groups turning-on or off can be set individually from 1ms to 10ms. The DLY GRP1 setting defines the delay time between group 0 and group 1, DLY GRP2 sets the delay time between group 1 and group 2, etc.

For example, if one wants DCD2 to come up first, wait 1ms, then DCD3, wait 4ms,then DCD1 and LDO0 together the one must program the register thus:

Three of the GPIOs can also be used as enable signals for external regulators and can be part of a sequence. If configured as an enable signal the GPIO is automatically configured as an output.

Sequencing vs. PENx control

If a regulator is part of a sequence and at the same time assigned to an enable pin (PEN0 or PEN1), the regulator follows the programmed sequence until RSTB is asserted

"1". Once RSTB is asserted "1" the PENx pin controls the regulator.

ENPRE, PGPRE

There is a regulator before the IDTP9165 that supplies it with its input voltage. The battery voltage is the input to this "pre-regulator". A logic high voltage on the PGPRE pin from the pre-regulator signals the IDTP9165 to power up.

When the IDTP9165 goes into the OFF state it will signal the pre-regulator through a logic low on the ENPRE pin. This signals the pre-regulator to stop supplying the IDTP9165's input voltage. Note that the battery voltage must be supplied to both the pre-regulator and the IDTP9165 for this to work. Otherwise once the preregulator shuts off the IDTP9165 is completely off and it has no way to signal the pre-regulator to begin supplying the input voltage to the IDTP9165 again

Figure 44 – ENPRE PGPRE block diagram

PG0 Pin Function

If PWRGOOD0 (see **[Table](#page-73-0) 55**) is set to "1" then the PG0 will remain low upon a power up, even after the regulators are up with the correct voltages. After ~100µs the PG0 becomes a event flag. At that time PWRGOOD0 no longer has any control over PG0

ADC Considerations

The IDTP9165 includes an analog to digital converter (ADC). The ADC can measure die temperature, input voltages, and buck currents. Furthermore, warning levels can be programmed to alert the user when a specific ADC value has been reached (see **[Table 48](#page-63-0)**).

The pins that are connected to the ADC (ANLG0, ANLG1) have limited input range so attention should be given to the maximum applied voltage. Decoupling capacitors can be added to minimize noise.

Basic power states

IDTP9165 is controlled by a state machine. Enabling and disabling of power rails or any other device function depends on the power state of the device as well as enable signals or wake-up events. The device has three basic power states:

- 1. ON state definition: This is the fully powered state for the device. All rails are turned on (if programmed to be on). The I2C interface is active to control supply rails or other functions (ADC, GPIOs). See the – **[Simplified State Diagram](#page-81-0)** for entrance and exit signals
- 2. SLEEP state definition: In the SLEEP state some rails are turned-off, whereas other rails are still on. The status of each rail in SLEEP state can be programmed by I2C. The I2C interface is active to control supply rails or other functions (ADC, GPIOs). See the **[– Simplified State Diagram](#page-81-0)** for entrance and exit signals
- 3. OFF state definition: This is the powered off state of the device. All rails are turned off. The I2C interface is inactive. The RTC is operational if VBAT is present and above the UVLO threshold. RTC is also operational if VBAK is supplied by a coin cell battery or supercap and above the UVLO threshold. See the **[– Simplified State Diagram](#page-81-0)** for entrance and exit signals

There are some intermediate states between ON, SLEEP, and OFF state, which control sequencing between the basic power states or simply add delays before or after state changes. For example, after leaving OFF state a 4ms delay is added to allow the pre-regulator to ramp-up to its nominal value before sequencing of regulators is starting.

State transitions are initiated by external events (e.g. ONKEY press, THERMAL flag), internal events, or I2C commands. [Figure 45](#page-81-1) shows the state diagram with events triggering a state change.

Figure 45 – Simplified State Diagram

Power Event Inputs

PEN0 and PEN1 are "Power Enable" pins 0 and 1. These can be programmed to turn on/off multiple voltage rails (e.g. DCD0, DCD1 + other LDOs). They are programmable to active high or low as desired. PEN0,1 are used to transition between the ON and SLEEP states. The voltage rails return to their programmed values when turned back on with the PENx pin. PEN0,1 pins are masked during reset.

The ONKEY pin transitions the system into and out of SLEEP or full OFF state. Its polarity is a programmable input (de-bounce time 20ms).The ONKEY pin will initiate power up sequencing after de-bounce time, if VBAT and VSYS voltage is above minimum. The ONKEY status register (see **[Table 54](#page-72-0)**) indicates that power-on occurred.

An unmaskable forced power down occurs with -4 sec power-on hold (ONKEY Long Press). This power-on hold time is programmable within a range of 2-8 seconds. Force power down cannot be disabled other than by clearing the interrupts. The status register is updated for this occurrence.

DCD0/DCD1 DVS Operation

The DCD0 and DCD1 regulators support Dynamic Voltage Scalling using the DVS register setting (DCD0_VDVS / DCD1 DVS) and the DVS enable bit (DCD0 DVS / DCD1 DVS) to adjust the output voltage of the DCD0 regulator. Once the regulator has: (1) been enabled, (2) the power-good signal has turned "1", and (3) the enable bit for DCD0 DVS has been set to "1", the regulator will change from the voltage set in register DCDx_VOUT to the DVS voltage set in register DCDx_VDVS. The output voltage ramp rate can be configured in register [DCD0_SR.](#page-48-0)

RENESAS

Advanced Datasheet

Figure 46. DVS Timing Diagram

DCD0/DCD1 PDVS (PWM DVS) Operation

There is a second way to control the output voltage of DCD0 and DCD1 during DVS, through use of the PWM-DVS interface. Set bits DCD0 PDVS/DCD1 PDVS to activate the PWM DVS function of DCD0 and DCD1 respectively (note: DCD2 and DCD3 are not PWM DVS capable). Through the use of the clock/data pin pairs shown below:

the PWM-DVS interface uses a clock and a data signal to encode up to 32 offset steps of 12.5mV each that are added to the DCD0/DCD1 base voltage. The DCD0/DCD1 base voltage is set in register DCD0_VOUT/ DCD1_VOUT, similar to the I²C controlled DVS operation described before.

The PWM clock can run from 3MHz to 33MHz. The PWM data is sampled during 32 consecutive clock periods. There is no explicit frame start or synchronization signal. A new frame starts with a rising edge of PWMDATA. The interface does not rely on a constant frequency or duty cycle as long as minimum clock low and high times are met. [Figure 47](#page-83-0) shows the data decoding of the PWM-DVS interface.

If the regulator is turned off during while the PWM-DVS is active, the DCD0 PDVS/DCD1 PDVS bit will be automatically cleared. This makes sure the regulator always starts-up with DVS disabled.

RENESAS

Advanced Datasheet

DCD0 vs DCD0a & DCD0b

DCD0 can be configured as one 10A current switch mode current controlled regulator or two 5A switch mode regulators – DCD0a (associated with LXA pins), and DCD0b (associated with LXB pins). Set register CONFIG0, bit DCD0_SPL to "1" to split the DCD0 into DCD0a and DCD0b regulators. When this is done pin A38 changes from PG0 to the DCD0a feedback pin. It must be attached

Figure 47 – PWM DVS Operation

to the DCD0a output for proper functionality. In this case, pin A1 changes from a pin for enabling external voltage regulators (ENDDR) to the new PG0 (actually called PG1 to avoid confusion). With regards to DVS control: the DCD0 (unsplit, 2 phase) regulator is capable of both methods of DVS control. When split into DCD0a&b only DCD0a is DVS capable. DCD0b is not DVS capable. DCD0b functions in the same way as DCD1 - control is only through I2C.

APPLICATIONS INFORMATION

Figure 48 –IDTP9165 Schematic

RENESAS

Advanced Datasheet

Figure 49 –IDTP9165 Bill of Materials

 $\overline{}$

Design of components

Recommended values

The IDTP9165 is designed for specific minimum component values as seen in the electrical characteristic tables. These values are chosen to optimize footprint size and performance; furthermore, loop compensation is internal for optimal performance. Use the recommended values for optimal performance. See the electrical charateristic tables for these values (see [Table 5](#page-3-0) and following, as well as [Table 20](#page-22-0)). The following equations can be used to evaluate the voltages and currents that result.

Inductor – L

L is the inductor connected to the switch node of the IDTP9165. This along with the output capacitor filters the pulsed input voltages and currents to create a constant output voltage. The inductor must be able to handle the maximum current without saturating. It must also limit the current ripple to an amount that will not cause the output voltage ripple to be too large. The inductor ripple current can be calculated from the following equation:

$$
\Delta I_{L} = \frac{V_{IN} - V_{OUT}}{L} \times \frac{V_{OUT}}{V_{IN} \times F_{SW}}
$$

Where:

- L (H): Inductor value
- V_{IN} (V): Input voltage
- V_{OUT} (V): Output voltage
- ΔI_L (A): Inductor current ripple
- F_{SW} (Hz): The switching frequency

Power input capacitor - C_{PVIN}

 C_{PVIN} is the power input filter capacitor. This capacitor supplies all the power to the output of its respective IDTP9165.As with any buck type switching regulator this capacitor sees very large ac currents. The ripple current and ripple voltage must be calculated and the appropriate capacitor chosen. The capacitor input ripple current can be calculated with the following equation:

$$
I_{RMS} = I_{OUT} \times \sqrt{D} \times \sqrt{1 + \left(\frac{1}{3}\right) \times \left(\frac{\Delta I_L}{I_{OUT}}\right)^2}
$$

The peak to peak voltage ripple of the input capacitor is:

$$
V_{PP} = D \times I_{OUT} \times \left(R_{ESR} + \frac{1 - D}{C_{PVIN} \times F_{SW}}\right)
$$

This can be rearranged to find the desired C_{PVIN} given the designed for V_{PP} .

$$
C_{\text{PVIN}} = \left(\frac{1-D}{F_{\text{SW}}}\right) \times \left(\frac{1}{\frac{V_{\text{PP}}}{D \times I_{\text{OUT}}} - R_{\text{ESR}}}\right)
$$

From V_{PP} the V_{RMS} of the input voltage ripple can be found from:

$$
V_{RMS} = \frac{\frac{V_{PP}}{2}}{\sqrt{3}}
$$

Where:

- I_{RMS} (A): Current ripple seen by the input capacitor
- D: Duty cycle. The proportion of switching period when the high side switch is on and the IC is charging up its inductor with current.
- I_{OUT} (A): The maximum output load current
- $ΔI_L (A)$: Inductor current ripple, peak to peak
- C_{PVIN} (F): Input power capacitor
- V_{RMS} (V): Root mean square value of C_{PVIN} ripple
- V_{IN} (V): Input voltage
- V_{PP} (V): Peak to peak ripple voltage at the input capacitor
- F_{SW} (Hz): The switching frequency

Output capacitor – C_{OUT}

The output capacitor combines with the inductor to filter the currents and voltages in order to provide a constant output voltage. This capacitor will have a voltage ripple associated with it. This ripple must be much smaller than the output voltage. Typical values are in the range of 0.1% of V_{OUT} . The voltage rating of this capacitor should be at least double of maximum output voltage. This helps to reduce the value of C_{OUT} desired. Given the desired C_{OUT} , the desired ripple can be calculated from the formula:

$$
\Delta V_{\text{OUT}} = \frac{\Delta I_{\text{L}}}{8 \times C_{\text{OUT}} \times F_{\text{SW}}}
$$

Where:

- C_{OUT} (F): Output capacitor
- $ΔI_L (A)$: Inductor current ripple
- ΔV_{OUT} (V): Output voltage ripple (typically 0.1% x V _{OUT} $)$
- F_{SW} (Hz): Switching frequency

The input capacitor (C_{IN}) should be connected directly between the power VIN and power PGND pins. The output capacitor (C_{OUT}) and power ground should be connected together to minimize any DC regulation errors caused by ground potential differences.

The output-sense connection to the feedback pins should be separated from any switching node. Route the outputsense trace as close as possible to the load point to avoid additional load regulation errors. Sensing through a highcurrent load trace will degrade DC load regulation.

LDOs

Input Capacitor LDOs

The input capacitors should be located as physically close as possible to the power pin and power ground (GND). Use ceramic capacitors for their higher current operation and small profile. Ceramic capacitors are inherently more capable than are tantalum capacitors to withstand input current surges from low impedance sources such as batteries used in portable devices. Typically, 10V rated capacitors are required (roughly double the input voltage). The recommended external components are shown in [Table 11a](#page-9-0)nd following.(see also [Table 20\)](#page-22-0)

Output Capacitor - LDOs

For proper load voltage regulation and operational stability, a capacitor is required on the output of each LDO. The output capacitor connection to the ground pin (PGND) should be made as close as practically possible to the IDTP9165 for maximum device performance. Since the LDOs have been designed to function with very low ESR capacitors, a ceramic capacitor is recommended for best performance.

Tracking LDO - LDOTR

LDOTR can be programmed to an independent voltage through the register LDOTRC0 (address 24). LDOTR can also track either DCD0 or DCD1. To enable tracking set LDOTR_TRC in register LDOTRC1 to "1". Choose between tracking DCD0 or DCD1 through programming of the LDOTR SEL bit in the CONFIG0 register (address 127). LDOTR SEL="0"= track DCD1, "1" = track DCD0.

Charger

The IDTP9165 has the ability to charge a cell battery / super cap. The output voltage and series resistance are programmable within the range specified in [Table 15](#page-13-0)

I ²C DESCRIPTION

The IDTP9165's I²C port conforms to the 3.4 MHz Highspeed mode (Hs-mode) I²C bus protocol and supports 7bit device / page addressing. The IDTP9165's I²C port follows I2C bus protocol during register reads or writes that are initiated by an external I²C Master (typically the application processor). PCB Layout Considerations

PCB Layout Considerations

COUT placement

All C_{OUT} capacitors should be placed as close to the load as possible. The voltage and ground sense lines that feed back to the host IC to control the output voltage should be placed as close to the load as possible. Be careful to shield the feedback lines from noise as these are high impedance lines and therefore sensitive to noise.

For optimum device performance and lowest output phase noise, the following guidelines must be observed. Please contact IDT for Gerber files that contain the recommended board layout.

- As for all switching power supplies, especially those providing high current and using high switching frequencies, layout is an important design step. If layout is not carefully done, the regulator could show instability as well as EMI problems. Therefore, use wide and short traces for high current paths.
- The C_{IN} decoupling capacitor must be mounted on the component side of the board as close to their respective pins as possible. Do not use vias between the decoupling capacitors and their pins. Keep PCB traces to each pin and to ground vias as short as possible. The C_{IN} is the most important to keep close to the IDTP9165 with the shortest power and ground traces possible because C_{IN} carries, filters and delivers the power from the battery to the IDTP9165. If it is not possible to have the input voltage plane and the ground plane on the top layers then make use at

least 1 via for every 500mA of current that C_{IN} will handle.

- To optimize board layout, place all components on the same side of the board and limit the use of vias. Route other signal traces away from the IDTP9165. For example, use keep outs for signal traces routing on inner and bottom layers underneath the device.
- The NQG QFN-84 package has an inner thermal pad which requires blind assembly. It is recommended that a more active flux solder paste be used such as Alpha OM-350 solder paste from Cookson Electronics [\(http://www.cooksonsemi.com\)](http://www.cooksonsemi.com/). Please contact IDT for Gerber files that contain recommended solder stencil design.
- The package center exposed pad (EP) must be reliably soldered directly to the PCB. The center land pad on the PCB (set 1:1 with EP) must also be tied to the board ground plane, primarily to maximize thermal performance in the application. The ground connection is best achieved using a matrix of platedthrough-hole (PTH) vias embedded in the PCB center land pad for the NQG QFN-84. The PTH vias perform as thermal conduits to the ground plane (thermally, a heat spreader) as well as to the solder side of the board. There, these thermal vias embed in a copper fill having the same dimensions as the center land pad on the component side. Recommendations for the via finished hole-size and array pitch are .012" and .037", respectively. A symmetrical array of 5x5 vias is recommended.
- Layout and PCB design have a significant influence on the power dissipation capabilities of power management ICs. This is due to the fact that the surface mount packages used with these devices rely heavily on thermally conductive traces or pads to transfer heat away from the package. Appropriate PC layout techniques must then be used to remove the heat due to device power dissipation. The following general guidelines will be helpful in designing a board layout for lowest thermal resistance:
	- 1. PC board traces with large cross sectional areas remove more heat. For optimum results, use large area PCB patterns with wide and heavy (2 oz.) copper traces, placed on the top layer of the PCB.
- 2. In cases where maximum heat dissipation is required, use double-sided copper planes connected with multiple vias.
- 3. Thermal vias are needed to provide a thermal path to the inner and/or bottom layers of the PCB to remove the heat generated by device power dissipation.
- 4. Where possible, increase the thermally conducting surface area(s) openly exposed to moving air, so that heat can be removed by convection (or forced air flow, if available).
- 5. Do not use solder mask or place silkscreen on the heat-dissipating traces/pads, as they increase the net thermal resistance of the mounted IC package.

Power Dissipation/Thermal Requirements

The IDTP9165 is offered in a NQG QFN-84 package. The maximum power dissipation capability is limited by the die's specified maximum operating junction temperature, TJ, of 125*°*C. The junction temperature rises with the device power dissipation based on the package thermal resistance. The package offers a typical thermal resistance, junction to ambient (θ_{JA}) , of 30.6°C/W (see **[Table 2](#page-1-0)**) when the PCB layout and surrounding devices are optimized as described in the PCB Layout Considerations section. The techniques as noted in the PCB Layout section need to be followed when designing the printed circuit board layout, as well as the placement of the IDTP9165 IC package in proximity to other heat generating devices in a given application design. The ambient temperature around the power IC will also have an effect on the thermal limits of an application. The main factors influencing θ_{JA} (in the order of decreasing influence) are PCB characteristics, die/package attach thermal pad size, and internal package construction. Board designers should keep in mind that the package thermal metric θ_{JA} is impacted by the characteristics of the PCB itself upon which the NQG QFN-84 is mounted. For example, in a still air environment, as is often the case, a significant amount of the heat that is generated (60 - 85%) sinks into the PCB. Changing the design or configuration of the PCB changes impacts the overall thermal resistivity and, thus, the board's heat sinking efficiency.

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system

dependent issues such as thermal coupling, airflow, added heat sinks, and convection surfaces, and the presence of other heat-generating components, affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:

- 1. Improve the power dissipation capability of the PCB design
- 2. Improve the thermal coupling of the component to the PCB
- 3. Introduce airflow into the system

Maximum Power Calculation

First, the maximum power dissipation for a given situation must be calculated:

$$
P_{D(MAX)} = \frac{T_{J(MAX)} - T_A}{\theta_{JA}}
$$

Where:

- $P_{D(MAX)} =$ Maximum Power Dissipation (W)
- θ_{JA} = Package Thermal Resistance (°C/W)
- $T_{J(MAX)}$ = Maximum Device Junction Temperature $(^{\circ}C)$
- T_A = Ambient Temperature ($^{\circ}$ C)

The maximum recommended junction temperature $(T_{J(MAX)})$ for the IDTP9165 device is 150°C. The thermal resistance of the NQG QFN-84 is optimally θ_{JA} =30°C/W. Operation is specified to a maximum steady-state ambient temperature

(TA) of 85°C. Therefore, the maximum recommended power dissipation is 2.1W:

Thermal Overload Protection

The IDTP9165 integrates thermal overload shutdown circuitry to prevent damage resulting from excessive thermal stress that may be encountered under fault conditions. This circuitry will shut down or reset the device if the die temperature exceeds 130°C. To allow the maximum load current on each regulator, and to prevent thermal overload, it is important to ensure that the heat generated by the IDTP9165 is dissipated into the PCB. The package exposed paddle must be soldered to the PCB, with multiple vias evenly distributed under the exposed paddle and exiting the bottom side of the PCB. This improves heat flow away from the package and minimizes package thermal gradients.

Special Notes

NQG QFN-84 Package Assembly

Note 1: Unopened Dry Packaged Parts have a one year shelf life.

Note 2: Newly opened Dry Packaged Parts HIC indicator card should be checked, if there is any moisture content, the parts need to be baked for minimum of 8 hours at 125˚ C within 24 hours of the assembly reflow process.

Note 3: Opened Dry Packaged parts that are not assembled within 168 hours of opening must be baked for minimum of 8 hours at 125˚C within 24 hours of the assembly reflow process.

ORDERING GUIDE

Table 60 – Ordering Summary

The **–xx** part number suffix identifies the device OTP (fuse) configuration. Please contact IDT for additional information.

NQG84: 84ld-7x7 DR-QFN, Please refer to<http://www.idt.com/package/nqg84> for package information.

Note ¹ Loop BW Limited

- **Note ⁴** Trim option 1 and 2: DCD0 is dual phase 10A step down converter.
- **Note ⁵** Trim option 3: DCD0 is split into two independent 5A step down converter DCD0a and DCD0b
- **Note ⁶** In SLEEP state RSTB remains high

Note ² Output current can approach 10A if the combined output current of all supplies does not cause the T_J to exceed the thermal shutdown limit of 132°C Note³ Output current can approach 5A if the combined output current of all supplies does not cause the TJ to exceed the thermal shutdown limit of 132°C

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,

Koto-ku, Tokyo 135-0061, Japan

Koto-ku, Tokyo 135-0061, Japan www.renesas.com office, please visit:

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales www.renesas.com/contact/