N-Channel Shielded Gate POWERTRENCH® MOSFET

80 V, 84 A, 6.7 mΩ

Description

This N-Channel MV MOSFET is produced using ON Semiconductor's advanced POWERTRENCH process that incorporates Shielded Gate technology. This process has been optimized to minimize on-state resistance and yet maintain superior switching performance with best in class soft body diode.

Features

- Shielded Gate MOSFET Technology
- Max $r_{DS(on)} = 6.7 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 21 \text{ A}$
- Max $r_{DS(on)} = 9.9 \text{ m}\Omega$ at $V_{GS} = 4.5 \text{ V}$, $I_D = 17 \text{ A}$
- 50% Lower Q_{rr} than Other MOSFET Suppliers
- Lowers Switching Noise/EMI
- MSL1 Robust Package Design
- 100% UIL Tested
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- Primary DC-DC MOSFET
- Synchronous Rectifier in DC-DC and AC-DC
- Motor Drive
- Solar




ON Semiconductor®

www.onsemi.com

V _{DS}	r _{DS(on)} MAX	I _{D MAX}
80 V	$6.7~\mathrm{m}\Omega$ @ $10~\mathrm{V}$	84 A

N-Channel





PQFN8 5×6, 1.27P (Power 56) CASE 483AE

MARKING DIAGRAM



\$Y = ON Semiconductor Logo &Z = Assembly Plant Code &3 = Numeric Date Code &K = Lot Code

FDMS007N08LC = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

MOSFET MAXIMUM RATINGS (T_A = 25°C, Unless otherwise specified)

Symbol		Para	meter	Ratings	Unit
V_{DS}	Drain to Source Voltage	ge		80	V
V _{GS}	Gate to Source Voltag	је		±20	V
I _D	Drain Current -	Continuous	T _C = 25°C (Note 5)	84	Α
	_	Continuous	T _C = 100°C (Note 5)	53	
	_	Continuous	T _A = 25°C (Note 1a)	14	
	_	Pulsed (Note 4)		345	
E _{AS}	Single Pulse Avalanch	he Energy (Note 3)	181.5	mJ
P_{D}	Power Dissipation		T _C = 25°C	92.6	W
	Power Dissipation		T _A = 25°C (Note 1a)	2.5	
T _J , T _{STG}	Operating and Storag	e Junction Temper	rature Range	-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{ hetaJC}$	Thermal Resistance, Junction to Case	1.35	°C/W
$R_{ hetaJA}$	Thermal Resistance, Junction to Ambient (Note 1a)	50	

PACKAGE MARKING AND ORDERING INFORMATION

Device Marking	Device	Package	Reel Size	Tape Width	Shipping (Qty / Packing) [†]
FDMS007N08LC	FDMS007N08LC	PQFN8 5×6 (Power 56) (Pb-Free/Halogen Free)	13″	12 mm	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit	
OFF CHARA	FF CHARACTERISTICS						
BV _{DSS}	Drain to Source Breakdown Voltage	I _D = 250 μA, V _{GS} = 0 V	80	_	-	V	
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, referenced to 25°C	-	32	-	mV/°C	
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 64 V, V _{GS} = 0 V	-	-	1	μΑ	
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	-	-	±100	μΑ	
ON CHARAC	CTERISTICS						
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 120 \mu A$	1.0	1.4	2.5	V	
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I _D = 120 μA, referenced to 25°C	-	-5.6	_	mV/°C	
r _{DS(on)}	Static Drain to Source On Resistance	V _{GS} = 10 V, I _D = 21 A	-	4.9	6.7	mΩ	
		V _{GS} = 4.5 V, I _D = 17 A	-	6.7	9.9		
		V _{GS} = 10 V, I _D = 21 A, T _J = 125°C	-	8.5	11.6		
9FS	Forward Transconductance	V _{DD} = 5 V, I _D = 21 A	_	84	_	S	

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

DYNAMIC CHARACTERISTICS

C _{iss}	Input Capacitance	V _{DS} = 40 V, V _{GS} = 0 V, f = 1 MHz	-	2227	3100	pF
C _{oss}	Output Capacitance		-	520	760	pF
C _{rss}	Reverse Transfer Capacitance		-	27	40	pF
R_{G}	Gate Resistance		0.1	0.4	8.0	Ω

SWITCHING CHARACTERISTICS


t _{d(on)}	Turn-on Delay Time	$V_{DD} = 40 \text{ V}, I_D = 21 \text{ A}, V_{GS} = 10 \text{ V},$	-	10	21	ns
t _r	Rise Time	$R_{GEN} = 6 \Omega$	-	3	10	
t _{d(off)}	Turn-off Delay Time		-	38	61	
t _f	Fall Time		-	8	16	
Qg	Total Gate Charge	V_{GS} = 0V to 10 V, V_{DD} = 40 V, I_D = 21 A	1	33	46	nC
Qg	Total Gate Charge	$V_{GS} = 0V \text{ to } 4.5 \text{ V}, V_{DD} = 40 \text{ V}, I_D = 21 \text{ A}$	1	16	22	nC
Q _{gs}	Gate to Source Charge	V _{DD} = 40 V, I _D = 21 A	ı	5	-	nC
Q _{gd}	Gate to Drain "Miller" Charge	V _{DD} = 40 V, I _D = 21 A	ı	4	-	nC
Q _{oss}	Output Charge	V _{DD} = 40 V, V _{GS} = 0 V	1	30	_	nC
Q _{sync}	Total Gate Charge Sync	V _{DS} = 0 V, I _D = 21 A	-	35	_	nC

DRAIN-SOURCE DIODE CHARACTERISTICS


V _{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 2.1 \text{ A (Note 2)}$	-	0.7	1.2	V
		V _{GS} = 0 V, I _S = 21 A (Note 2)	-	0.8	1.3	V
t _{rr}	Reverse Recovery Time	I_F = 10 A, di/dt = 300 A/ μ s	-	18	32	ns
Q _{rr}	Reverse Recovery Charge		-	24	28	nC
t _{rr}	Reverse Recovery Time	I_F = 10 A, di/dt = 1000 A/ μ s	-	13	23	ns
Q _{rr}	Reverse Recovery Charge		-	58	92	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. $R_{\theta JA}$ is determined with the device mounted on a 1 in² pad 2 oz copper pad on a 1.5 \times 1.5 in. board of FR-4 material. $R_{\theta CA}$ is determined by the user's board design.



a) 50°C/W when mounted on a 1 in² pad of 2 oz copper.



b) 125°C/W when mounted on a minimum pad of 2 oz copper.

- Pulse Test: Pulse Width < 300 μs, Duty cycle < 2.0%.
 E_{AS} of 181 mJ is based on starting T_J = 25°C; L = 3 mH, I_{AS} = 11 A, V_{DD} = 80 V, V_{GS} = 10 V. 100% tested at L = 0.1 mH, I_{AS} = 35 A.
 Pulsed I_D please refer to Fig. 11 SOA graph for more details.
 Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

TYPICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)




Figure 1. On Region Characteristics




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs. Junction Temperature




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

TYPICAL CHARACTERISTICS (continued)




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

TYPICAL CHARACTERISTICS (continued)





Figure 13. Junction-to-Case Transient Thermal Response Curve


POWERTRENCH is registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.





DATE 21 JAN 2022








ON FOUR SIDES


NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- 5. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.
- 6. IT IS RECOMMENDED TO HAVE NO TRACES OR VIAS WITHIN THE KEEP OUT AREA.









RECOMMENDATION

*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DIM	IV	IILLIME I	ERS
Diwi	MIN.	NOM.	MAX.
Α	0.90	1.00	1.10
A1	0.00	-	0.05
b	0.21	0.31	0.41
b1	0.31	0.41	0.51
A3	0.15	0.25	0.35
D	4.90	5.00	5.20
D1	4.80	4.90	5.00
D2	3.61	3.82	3.96
Е	5.90	6.15	6.25
E1	5.70	5.80	5.90
E2	3.38	3.48	3.78
E3	(0.30 REF	:
E4	().52 REF	
е	,	1.27 BSC	;
e/2	(0.635 BS	С
e1	;	3.81 BSC	;
e2	().50 REF	•
L	0.51	0.66	0.76
L2	0.05	0.18	0.30
L4	0.34	0.44	0.54
Z		0.34 REF	
θ	0°	_	12°

MILLIMETEDS

DOCUMENT NUMBER:	98AON13655G	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PQFN8 5X6, 1.27P	•	PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales