
TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

SLVS457A - JANUARY 2003 - REVISED MARCH 2003

- Equivalent Input Noise Voltage
 5 nV/√Hz Typ at 1 kHz
- Unity-Gain Bandwidth . . . 10 MHz Typ
- High Slew Rate . . . 9 V/μs Typ
- Peak-to-Peak Output Voltage Swing
 32 V Typ, With V_{CC±} = ±18 V and R_L = 600 Ω
- Wide Supply-Voltage Range . . . ±3 V to ±20 V
- Common-Mode Rejection Ratio . . . 100 dB Typ
- High dc Voltage Gain . . . 100 V/mV Typ
- Applications: Audio PreAmps, Active Filters, Headphone Amps
- End Equipment: DVD/CD/CDRW Players;
 Set-Top Boxes



description/ordering information

The TL4581 is a dual operational amplifier that has been designed optimally for audio applications, such as improving tone control. It offers low noise, high-gain bandwidth, good slew, and high output current drive for driving capacitive loads. These features make the TL4581 ideally suited for audio applications, such as audio preamps and active filters. When high output current is required, the TL4581 also can be used as a headphone amplifier.

ORDERING INFORMATION

| TA | PAC | KAGE [†] | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|-------------|----------|-------------------|--------------------------|---------------------|
| | PDIP – P | Tube of 50 | TL4581P | TL4581P |
| 0°C to 70°C | SOIC - D | Tube of 75 | TL4581D | T4581 |
| 0°C to 70°C | 30IC - D | Reel of 2500 | TL4581DR | 14301 |
| | SOP – PS | Reel of 2000 | TL4581PSR | T4581 |

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

SLVS457A - JANUARY 2003 - REVISED MARCH 2003

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage (see Note 1): V _{CC+} | 22 V |
|---|------------------|
| V _{CC} | |
| Input voltage, either input (see Notes 1 and 2) | V _{CC±} |
| Input current (see Note 3) | ±10 mA |
| Duration of output short circuit (see Note 4) | Unlimited |
| Operating virtual junction temperature, T _J | 150°C |
| Package thermal impedance, θ _{JA} (see Notes 5 and 6): D package | 97°C/W |
| P package | 85°C/W |
| PS package | 95°C/W |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 260°C |
| Storage temperature range, T _{stq} | –65°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between V_{CC+} and V_{CC-}.
 - 2. The magnitude of the input voltage must never exceed the magnitude of the supply voltage.
 - 3. Excessive input current will flow if a differential input voltage in excess of approximately 0.6 V is applied between the inputs, unless some limiting resistance is used.
 - 4. The output may be shorted to ground or either power supply. Temperature and/or supply voltages must be limited to ensure the maximum dissipation rating is not exceeded.
 - 5. Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
 - 6. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions

| | | MIN | MAX | UNIT |
|-------------------|--------------------------------------|------------|-----|------|
| V _{CC+} | Supply voltage | 5 | 15 | V |
| V _{CC} - | Supply voltage | - 5 | -15 | V |
| TA | Operating free-air temperature range | 0 | 70 | °C |



electrical characteristics, $V_{CC\pm}$ = +15 V, T_A = 25°C (unless otherwise noted)

| | PARAMETER | TI | EST CONDITIONS | | MIN | TYP | MAX | UNIT |
|-----------------|---|--|-------------------------------------|------------------------|-----|-----|------|----------|
| \/. = | Input offset voltege | V _O = 0 | T _A = 25°C | | | 0.5 | 4 | mV |
| VIO | Input offset voltage | ΛQ = 0 | $T_A = 0^{\circ}C$ to $70^{\circ}C$ | | | 5 | IIIV | |
| l.a | Input offset current | T _A = 25°C | | | | 10 | 150 | nA |
| lio | input onset current | $T_A = 0$ °C to 70 °C | | | | 200 | ПА | |
| I _{IB} | Input bias current | T _A = 25°C | | | | 200 | 800 | nA |
| , IR | input bias current | $T_A = 0$ °C to 70 °C | | | | | 1000 | ш |
| VICR | Common-mode input-voltage range | | | | ±12 | ±13 | | V |
| V | Maximum peak-to-peak | R _I ≥ 600 Ω | $V_{CC\pm} = \pm 15 \text{ V}$ | | 24 | 26 | | V |
| VOPP | output-voltage swing | K[≥ 000 12 | V _{CC±} = ±18 V | | 30 | 32 | | V |
| | | $R_1 \geq 600 \Omega$ | T _A = 25°C | | 15 | 50 | | |
| A | Large-signal | $V_{O}^{-} = \pm 10 \text{ V}$ | $T_A = 0^{\circ}C$ to $70^{\circ}C$ | 10 | | | V/mV | |
| AVD | differential-voltage amplification | $R_L \ge 2 k\Omega$, | T _A = 25°C | | 25 | 100 | | |
| | | $V_{O} = \pm 10 \text{ V}$ | $T_A = 0$ °C to 70 °C | | 15 | | | |
| A _{vd} | Small-signal differential-voltage amplification | f = 10 kHz | | | | 2.2 | | V/mV |
| D | Maximum autout aving handwidth | D. 600 O | V _O = ±10 V | | | 140 | | kHz |
| ВОМ | Maximum-output-swing bandwidth | $R_L = 600 \Omega$ | $V_{CC\pm} = \pm 18 \text{ V},$ | V _O = ±14 V | | 100 | | KHZ |
| B ₁ | Unity-gain bandwidth | $R_L = 600 \Omega$, | C _L = 100 pF | | | 10 | | MHz |
| rį | Input resistance | | | | 30 | 300 | | kΩ |
| z ₀ | Output impedance | $A_{VD} = 30 \text{ dB},$ | $R_L = 600 \Omega$, | f = 10 kHz | | 0.3 | | Ω |
| CMRR | Common-mode rejection ratio | V _{IC} = V _{ICR} min | | | 70 | 100 | | dB |
| ksvr | Supply-voltage rejection ratio $(\Delta V_{CC\pm}/\Delta V_{IO})$ | $V_{CC\pm} = \pm 9 \text{ V to } \pm$ | 15 V, | V _O = 0 | 80 | 100 | | dB |
| los | Output short-circuit current | | | | 10 | 38 | 60 | mA |
| Icc | Total supply curent | V _O = 0, | No load | | | 8 | 16 | mA |
| | Crosstalk attenuation (VO1/VO2) | V ₀₁ = 10 V peak, | f = 1 kHz | | | 110 | | dB |

[†] All characteristics are measured under open-loop conditions with zero common-mode input voltage, unless otherwise specified.

operating characteristics, $V_{CC\pm}$ = ± 15 V, T_A = $25^{\circ}C$

| | PARAMETER | TEST CON | IDITIONS | MIN | TYP | MAX | UNIT |
|----------------|--------------------------------|---|--|-----|-----|------------------|--------------------|
| SR | Slew rate at unity gain | | | | 9 | | V/μs |
| | Overshoot factor | V_I = 100 mV, R_L = 600 Ω , | $A_{VD} = 1,$ $C_{L} = 100 \text{ pF}$ | | 10 | | % |
| | Equivalent input noise voltage | f = 30 Hz | | | 8 | | nV/√ Hz |
| Vn | Equivalent input noise voitage | f = 1 kHz | | | 5 | | nv/∀HZ |
| Г | Equivalent input paige current | f = 30 Hz | | | 2.7 | | pA/√Hz |
| ^I n | Equivalent input noise current | f = 1 kHz | | | 0.7 | , and the second | p∧/√⊓Z |

www.ti.com 14-Sep-2023

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|----------------------|---------|
| | | | | | | | (6) | | | | |
| TL4581D | LIFEBUY | SOIC | D | 8 | 75 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | T4581 | |
| TL4581DR | LIFEBUY | SOIC | D | 8 | 2500 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | T4581 | |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

| Device | U | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | ` ' | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------|------|--------------------|---|------|--------------------------|--------------------------|-----|------------|------------|------------|-----------|------------------|
| TL4581DR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022




*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) | |
|----------|--------------|-----------------|------|------|-------------|------------|-------------|--|
| TL4581DR | SOIC | D | 8 | 2500 | 340.5 | 336.1 | 25.0 | |

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TUBE



*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | L (mm) | W (mm) | T (µm) | B (mm) |
|---------|--------------|--------------|------|-----|--------|--------|--------|--------|
| TL4581D | D | SOIC | 8 | 75 | 507 | 8 | 3940 | 4.32 |

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated