

Rugged 20Mbps, 8 Channel Multi-Protocol Transceiver with Programmable DCE/DTE and Termination Resistors

FEATURES

- 20Mbps Differential Transmission Rates
- 15kV ESD Tolerance for Analog I/Os
- Internal Transceiver Termination Resistors for V.11/V.35
- Interface Modes:
 - RS-232 (V.28)
- EIA-530 (V.10 & V.11) - EIA-530A (V.10 & V.11)
- X.21 (V.11)
- V.35
- RS-449/V.36 (V.10 & V.11)
- · Software Selectable Protocols with 3-Bit Word
- · Eight Drivers and Eight Receivers
- V.35/V.11 Receiver Termination Network Disable Option
- Internal Line or Digital Loopback Testing
- Adheres to NET1/NET2 and TBR-2 Requirements
 Secure Communication Terminals

Now Available in Lead Free Packaging

Refer to page 7 for pinout

- Easy Flow-Through Pinout
- +5V Only Operation
- Individual Driver/Receiver Enable/Disable Controls
- Operates in DTE or DCE Mode

APPLICATIONS

- Router
- Frame Relay
- CSU
- DSU
- PBX

DESCRIPTION

The SP508 is a monolithic device that supports eight (8) popular serial interface standards for Wide Area Network (WAN) connectivity. The SP508 is fabricated using a low power BiCMOS process technology, and incorporates an Exar regulated charge pump allowing +5V only operation. Exar's patented charge pump provides a regulated output of ±5.8V, which will provide enough voltage for compliant operation in all modes. Eight (8) drivers and eight (8) receivers can be configured via software for any of the above interface modes at any time. The SP508 requires no additional external components for compliant operation for all of the eight (8) modes of operation other than four capacitors used for the internal charge pump. All necessary termination is integrated within the SP508 and is switchable when V.35 drivers and V.35 receivers, or when V.11 receivers are used. The SP508 provides the controls and transceiver availability for operating as either a DTE or DCE.

Additional features with the SP508 include internal loopback that can be initiated in any of the operating modes by use of the LOOPBACK pin. While in loopback mode, receiver outputs are internally connected to driver inputs creating an internal signal path bypassing the serial communications controller for diagnostic testing. The SP508 also includes a latch enable pin with the driver and receiver address decoder. The internal V.11 or V.35 receiver termination can be switched off using a control pin (TERM OFF) for monitoring applications. All eight (8) drivers and receivers in the SP508 include separate enable pins for added convenience. The SP508 is ideal for WAN serial ports in networking equipment such as routers, access concentrators, network muxes, DSU/CSU's, networking test equipment, and other access devices.

Applicable U.S. Patents-5,306,954; and others patents pending

ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

+7V
-0.3V to (V _{cc} +0.5V)
-0.3V to (V _{cc} +0.5V)
±15.5V
-0.3V to (V _{cc} +0.5V)
±12V
-0.3V to (V _{cc} +0.5V)
65°C to +150°C
1520mW
52.7 °C/W
6.5 °C/W

STORAGE CONSIDERATIONS

Due to the relatively large package size, storage in a low humidity environment is preferred. Large high density plastic packages are moisture sensitive and should be stored in Dry Vapor Barrier Bags. Prior to usage, the parts should remain bagged and stored below 40°C and 60%RH. If the parts are removed from the bag, they should be used within 48 hours or stored in an environment at or below 20%RH. If the above conditions cannot be followed, the parts should be baked for four hours at 125°C in order to remove moisture prior to soldering. Exar ships the 100-pin LQFP in Dry Vapor Barrier Bags with a humidity indicator card and desiccant pack. The humidity indicator should be below 30%RH.

ELECTRICAL SPECIFICATIONS

T_A = 0°C to +70°C and V_{CC} = +4.75V to +5.25V unless otherwise noted. The ♦ denotes the specifications which applies to full temperature range of -40°C to =+85°C, unless otherwise specified.

PARAMETER	MIN.	TYP.	MAX.	UNITS		CONDITIONS
LOGIC INPUTS						
V _{IL}	2.0		0.8	Volts Volts	*	
LOGIC OUTPUTS	2.0			VOILO	_	
V _{OL}			0.4	Volts	•	$I_{OUT} = -3.2 \text{mA}$
V _{OH}		2.4		Volts	•	I _{OUT} = 1.0mA
V.28 DRIVER						
DC Parameters						
Outputs						
Open Circuit Voltage			±15	Volts	•	per Figure 1
Loaded Voltage	±5.0		±15	Volts	•	per Figure 2
Short-Circuit Current	200		±100	mA	*	per Figure 4, V _{OUT} =0V
Power-Off Impedance	300			Ω	*	per Figure 5
AC Parameters Outputs						V _{cc} = +5V for AC parameters
Transition Time			1.5	μs	•	per Figure 6; +3V to -3V
Instantaneous Slew Rate			30	μs V/μs	•	per Figure 3
Propagation Delay			30	ν/μδ		per rigure 3
. 0	0.5	1	5	μs	•	
t _{PHL}	0.5	1	5	μs	•	
ւ _{բլн} Max.Transmission Rate	120	230		kbps	,	
	0					
V.28 RECEIVER						
DC Parameters						
Inputs						
Input Impedance	3		7	kΩ	*	per Figure 7
Open-Circuit Bias			+2.0	Volts	*	per Figure 8
HIGH Threshold		1.7	3.0	Volts	*	
LOW Threshold	0.8	1.2		Volts	•	
AC Parameters						V _{cc} = +5V for AC parameters
Propagation Delay						
t _{PHL}	50	100	500	ns	•	
t _{PLH}	50	100	500	ns	•	

 $T_A = 0^{\circ}\text{C to } + 70^{\circ}\text{C and } V_{\text{CC}} = +4.75\text{V to } +5.25\text{V unless otherwise noted}$. The lacktriangle denotes the specifications which applies to full temperature range of -40°C to =+85°C, unless otherwise specified.

of -40°C to =+85°C, unless otherwise sp	MIN.	TYP.	MAX.	UNITS		CONDITIONS
V.28 RECEIVER (cont) AC Parameters (cont.) Max.Transmission Rate	120	235		kbps		
V.10 DRIVER DC Parameters Outputs Open Circuit Voltage Test-Terminated Voltage Short-Circuit Current Power-Off Current AC Parameters Outputs Transition Time Propagation Delay t_PHL t_PLH Max.Transmission Rate	±4.0 0.9V _{oc} 30 30 120	100	±6.0 ±150 ±100 200 500	Volts Volts mA µA ns ns	*	per Figure 9 per Figure 10 per Figure 11 per Figure 12 V _{cc} = +5V for AC parameters per Figure 13; 10% to 90%
V.10 RECEIVER DC Parameters Inputs Input Current Input Impedance Sensitivity AC Parameters Propagation Delay to perform to the performance of t	-3.25 4		+3.25 ±0.3 60 60	mA kΩ Volts	*	per Figures 14 and 15 V _{cc} = +5V for AC parameters
V.11 DRIVER DC Parameters Outputs Open Circuit Voltage Test Terminated Voltage Balance Offset Short-Circuit Current Power-Off Current AC Parameters Outputs Transition Time Propagation Delay tphl tph Differential Skew (tph -tph) Max.Transmission Rate Channel to Channel Skew	±2.0 0.5V _{oc}	30 30 5	±6.0 0.67V _{oc} ±0.4 +3.0 ±150 ±100 10 85 85 10	Volts Volts Volts Volts Volts MA	* * * * * * * * * * * * * * * * * * * *	per Figure 16 per Figure 17 per Figure 17 per Figure 17 per Figure 18 per Figure 19 V _{cc} = +5V for AC parameters per Fig. 21 and 36; 10% to 90% Using C _L = 50pF; per Figures 33 and 36 per Figures 33 and 36 per Figures 33 and 36
V.11 RECEIVER DC Parameters Inputs Common Mode Range Sensitivity	-7		+7 ±0.2	Volts Volts	*	

of -40°C to =+85°C, unless otherwise specified.


PARAMETER	MIN.	TYP.	MAX.	UNITS		CONDITIONS
V.11 RECEIVER (cont) DC Parameters (cont.) Input Current	-3.25		±3.25	mA	•	per Figure 20 and 22;
Current w/ 100Ω Termination Input Impedance AC Parameters	4		±60.75	mA kΩ	*	power on or off per Figure 23 and 24 V _{cc} = +5V for AC parameters
Propagation Delay t _{pHL} t _{pLH} Skew(t _{pm} t _{pim}) Max.Transmission Rate Channel to Channel Skew	20	30 30 5	85 85 10	ns ns ns Mbps ns	* * *	Using C _L = 50pF; per Figures 33 and 38 per Figures 33 and 38 per Figure 33
V.35 DRIVER DC Parameters Outputs Test Terminated Voltage Offset Output Overshoot Source Impedance Short-Circuit Impedance AC Parameters	±0.44 -0.2V _{ST} 50 135		±0.66 ±0.6 +0.2V _{ST} 150 165	Volts Volts Volts Ω	* * *	per Figure 25 per Figure 25; $V_{ST=Steady state value}$ per Figure 27; $Z_s = V_2 V_1 \times 50$ per Figure 28 $V_{cc} = +5V$ for AC parameters
Outputs Transition Time Propagation Delay		7 30	20 85	ns ns	*	per Figure 29; 10% to 90% per Figure 33 and 36; C, = 20pF
t _{PHL} t _{PLH} Differential Skew		30 5	85 10	ns ns	*	per Figure 33 and 36; C _L = 20pF per Figure 33 and 36; C _L = 20pF
(t _{ph} -t _{pih}) Max.Transmission Rate Channel to Channel Skew	20	5		Mbps ns	*	
V.35 RECEIVER DC Parameters Inputs Sensitivity Source Impedance Short-Circuit Impedance AC Parameters Propagation Delay	90 135	±50	<u>+</u> 200 110 165	mV Ω Ω	* *	per Figure 30; $Z_s = V_2/V_1 \times 50\Omega$ per Figure 31 $V_{cc} = +5V$ for AC parameters
t _{PHL} t _{p_{LH}} Skew(t _{p_m} t _{p_m}) Max.Transmission Rate Channel to Channel Skew	20	30 30 5	85 85 10	ns ns ns Mbps ns	* *	per Figure 33 and 38; C _L = 20pF per Figure 33 and 38; C _L = 20pF per Figure 33; C _L = 20pF
TRANSCEIVER LEAKAGE CO Driver Output 3-State Current Rcvr Output 3-State Current	JRRENT	500 1	10	μA μA		per Figure 32; Drivers disabled T _x & R _x disabled, 0.4V - V _o - 2.4V
POWER REQUIREMENTS V _{CC} I _{CC} (Shutdown Mode) (V.28/RS-232) (V.11/RS-422) (EIA-530 & RS-449) (V.35) (EIA-530A)	4.75	5.00 1 95 230 270 170 200	5.25	Volts µA mA mA mA mA		All $I_{\rm CC}$ values are with $V_{\rm CC}$ = +5V $f_{\rm IN}$ = 120kbps; Drivers active & loaded $f_{\rm IN}$ = 10Mbps; Drivers active & loaded $f_{\rm IN}$ = 10Mbps; Drivers active & loade V.35 @ $f_{\rm IN}$ = 10Mbps, V.28 @ 20kbps $f_{\rm IN}$ = 10Mbps; Drivers active & loaded

 $T_A = +25^{\circ}C$ and $V_{CC} = +5.0V$ unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DRIVER DELAY TIME BETWE	EN ACT	VE MOD	E AND	RI-STATE	MODE
RS-232/V.28					
t _{PZL} ; Tri-state to Output LOW		0.11	5.0	μs	C _L = 100pF, Fig. 34 & 40; S ₂ closed
t _{PZH} ; Tri-state to Output HIGH		0.11	2.0	μs	$C_{L}^{1} = 100 \text{pF}, \text{ Fig. 34 & 40; } S_{2}^{2} \text{ closed}$
t _{PLZ} , Output LOW to Tri-state		0.05 0.05	2.0 2.0	μs	C _L = 100pF, Fig. 34 & 40; S ₂ closed
t _{PHZ} ; Output HIGH to Tri-state		0.03	2.0	μs	C_{L}^{2} = 100pF, Fig. 34 & 40; S_{2}^{2} closed
RS-423/V.10		0.07	2.0	110	C = 100pE Fig 34 \$ 40; \$ closed
t _{PZL} ; Tri-state to Output LOW t _{PZH} ; Tri-state to Output HIGH		0.07	2.0	µs µs	$C_L = 100 \text{pF}, \text{ Fig. 34 & 40; S}_2 \text{ closed}$ $C_1 = 100 \text{pF}, \text{ Fig. 34 & 40; S}_2 \text{ closed}$
t _{PLZ} ; Output LOW to Tri-state		0.55	2.0	μs	C_{L}^{1} = 100pF, Fig. 34 & 40; S_{2}^{2} closed
t _{PH7} ; Output HIGH to Tri-state		0.12	2.0	μs	C = 100pF, Fig. 34 & 40; S closed
RS-422/V.11					
t _{PZI} ; Tri-state to Output LOW		0.04	10.0	μs	C ₁ = 100pF, Fig. 34 & 37; S ₁ closed
t _{nzu} ; Tri-state to Output HIGH		0.05	2.0	μs	C _L = 100pF, Fig. 34 & 37; S ₂ closed
t _{PLZ} ; Output LOW to Tri-state		0.03	2.0	μs	C _L = 15pF, Fig. 34 & 37; S _L closed
t _{PHZ} ; Output HIGH to Tri-state		0.11	2.0	μs	C _L = 15pF, Fig. 34 & 37; S ₂ closed
V.35		0.05	10.0		C = 100mF Fig. 24.9.27; C. placed
t _{PZL} ; Tri-state to Output LOW t _{PZH} ; Tri-state to Output HIGH		0.85 0.36	10.0 2.0	µs µs	$C_L = 100 \text{pF}, \text{ Fig. 34 & 37; S}_1 \text{ closed}$ $C_1 = 100 \text{pF}, \text{ Fig. 34 & 37; S}_2 \text{ closed}$
t _{PZH} ; Output LOW to Tri-state		0.06	2.0	μs	C ₁ = 15pF, Fig. 34 & 37; S ₁ closed
t _{PHZ} ; Output HIGH to Tri-state		0.05	2.0	μs	C, = 15pF, Fig. 34 & 37; S ₂ closed
RECEIVER DELAY TIME BET	WEEN A	CTIVE M	ODE AN	D TRI-ST	ATE MODE
RS-232/V.28					
T _{PZI} ; Tri-state to Output LOW		0.05	2.0	μs	C ₁ = 100pF, Fig. 35 & 40; S ₁ closed
t _{nzu} ; Tri-state to Output HIGH		0.05	2.0	μs	C _L = 100pF, Fig. 35 & 40; S ₂ closed
t _{PLZ} ; Output LOW to Tri-state		0.65	2.0	μs	C ₁ = 100pF, Fig. 35 & 40; S ₁ closed
t _{PHZ} , Output HIGH to Tri-state		0.65	2.0	μs	C _L = 100pF, Fig. 35 & 40; S ₂ closed
RS-423/V.10		0.04	20		0 = 400=E Fig. 25 9 40: 0 alog = 4
t _{PZL} ; Tri-state to Output LOW t _{PZH} ; Tri-state to Output HIGH		0.04 0.03	2.0 2.0	µs µs	C _L = 100pF, Fig. 35 & 40; S ₁ closed C ₁ = 100pF, Fig. 35 & 40; S ₂ closed
t _{PZH} ; Output LOW to Tri-state		0.03	2.0	μs μs	C _L = 100pF, Fig. 35 & 40, S ₂ closed C _I = 100pF, Fig. 35 & 40; S ₁ closed
t _{PHZ} ; Output HIGH to Tri-state		0.03	2.0	μs	C ₁ = 100pF, Fig. 35 & 40; S ₂ closed
rnz '				· ·	L

 $\rm T_{\rm A}$ = +25°C and $\rm V_{\rm CC}$ = +5.0V unless otherwise noted.

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
RS-422/V.11					
t _{PZL} ; Tri-state to Output LOW		0.04	2.0	μs	C_{L} = 100pF, Fig. 35 & 39; S_{1} closed
t _{PZH} ; Tri-state to Output HIGH		0.03	2.0	μs	C _L = 100pF, Fig. 35 & 39; S ₂ closed
t _{PLZ} ; Output LOW to Tri-state		0.03	2.0 2.0	μs	C _L = 15pF, Fig. 35 & 39; S ₁ closed
t _{PHZ} ; Output HIGH to Tri-state		0.03	2.0	μs	C _L = 15pF, Fig. 35 & 39; S ₂ close
V.35		0.04	2.0		C = 400 = Fig. 25 9 20; C sleeped
t _{PZL} ; Tri-state to Output LOW t _{PZH} ; Tri-state to Output HIGH		0.04 0.03	2.0 2.0	μs	C _L = 100pF, Fig. 35 & 39; S ₁ closed C ₁ = 100pF, Fig. 35 & 39; S ₂ closed
t _{PZH} , 711-state to Output 111G11 t _{PLZ} ; Output LOW to Tri-state		0.03	2.0	μs μs	$C_L = 150 \text{pl}$, Fig. 35 & 39; $S_2 \text{ closed}$ $C_L = 15 \text{pF}$, Fig. 35 & 39; $S_1 \text{ closed}$
t _{PHZ} ; Output HIGH to Tri-state		0.03	2.0	μs	$C_1 = 15pF$, Fig. 35 & 39; S_2 closed
PHZ, Gatpat Gtato		0.00		μο	[
TRANSCEIVER TO TRANSCE	VER SK	EW	(per	Figures 32	, 33, 36, 38)
RS-232 Driver		100		ns	$[(t_{obl})_{Tx1} - (t_{obl})_{Tx0}]$
		100		ns	$\begin{bmatrix} (t_{\text{olh}})_{\text{Tx1}} - (t_{\text{olh}})_{\text{Txn}} \end{bmatrix}$
RS-232 Receiver		20		ns	$[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$
		20		ns	$[(t_{ohl})_{Rx1} - (t_{ohl})_{Rxn}]$
RS-422 Driver		2		ns	$[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$
		2		ns	$[(t_{plh})_{Tx1} - (t_{plh})_{Txn}]$
RS-422 Receiver		2		ns	$[(t_{phl})_{Rx1} - (t_{phl})_{Rxn}]$
		3		ns	$[(t_{phl}^r)_{Rx1}^n - (t_{phl}^r)_{Rxn}^n]$
RS-423 Driver		5		ns	$[(t_{phl})_{Tx2} - (t_{phl})_{Txn}]$
		5		ns	$[(t_{plh})_{Tx2} - (t_{plh})_{Txn}]$
RS-423 Receiver		5		ns	$[(t_{phl})_{Rx2} - (t_{phl})_{Rxn}]$
		5		ns	$[(t_{phl})_{Rx2} - (t_{phl})_{Rxn}]$
V.35 Driver		2		ns	$[(t_{phl})_{Tx1} - (t_{phl})_{Txn}]$
		2		ns	$[(t_{pih})_{Tx1} - (t_{pih})_{Txn}]$
V.35 Receiver		2		ns	$ \begin{bmatrix} (t_{phl})_{Rx1} - (t_{phl})_{Rxn} \\ (t_{phl})_{Rx1} - (t_{phl})_{Rxn} \end{bmatrix} $
		2		ns	$[(t_{phi})_{Rx1} - (t_{phi})_{Rxn}]$



Pin Number	Pin Name	Description	Pin Number	Pin Name	Description
1	VCC	5V Power Supply Input	51	TxC(b)	TxC Non-Inverting Input
2	GND	Signal Ground	52	GND	Signal Ground
3	SDEN	TxD Driver Enable Input	53	TxC(a)	TxC Inverting Input
4	TTEN	TxCE Driver Enable Input	54	CS(b)	CTS Non-Inverting Input
5	STEN	ST Driver Enable Input	55	CS(a)	CTS Inverting Input
6	RSEN	RTS Driver Enable Input	56	DM(b)	DSR Non-Inverting Input
7	TREN	DTR Driver Enable Input	57	DM(a)	DSR Inverting Input
8	RRCEN	DCD Driver Enable Input	58	GNDV10	V.10 Rx Reference Node
9	RLEN	RL Driver Enable Input	59	RRT(b)	DCD _{DTE} Non-Inverting Input
10	LLEN#	LL Driver Enable Input	60	RRT(a)	DCD _{DTE} Inverting Input
11	RDEN#	RxD Receiver Enable Input	61	IC	RI Receiver Input
12	RTEN#	RxC Receiver Enable Input	62	TM(a)	TM Receiver Input
13	TxCEN#	TxC Receiver Enable Input	63	LL(a)	LL Driver Output
14	CSEN#	CTS Receiver Enable Input	64	VCC	Power Supply Input
15	DMEN#	DSR Receiver Enable Input	65	RL(a)	RL Driver Output
16	RRTEN#	DCD _{DTE} Receiver Enable Input	66	VSS1	-2xVCC Charge Pump Output
17	ICEN#	RI Receiver Enable Input	67	C2N	Charge Pump Capacitor
18	TMEN	TM Receiver Enable Input	68	GND	Signal Ground
19	D0	Mode Select Input	69	C1N	Charge Pump Capacitor
20	D1	Mode Select Input	70	C2P	Charge Pump Capacitor
21	D2	Mode Select Input	71	VCC	Power Supply Input
22	TERM OFF	Termination Disable Input	72	C1P	Charge Pump Capacitor
23	D LATCH#	Decoder Latch Input	73	VDD	2xVCC Charge Pump Output
24	NC	No Connect	74	GND	Signal Ground
25	GND	Signal Ground	75	TR(a)	DTR Inverting Output
26	VCC	5V Power Supply Input	76	NC	No Connect
27		Loopback Mode Enable Input	77	VCC	Power Supply Input
28	TxD	TxD Driver TTL Input	78	TR(b)	DTR Non-Inverting Output
29	TxCE	TxCE Driver TTL Input	79	RRC(b)	DCD Non-Inverting Output
30	ST	ST Driver TTL Input	80	VCC	Power Supply Input
31	RTS	RTS Driver TTL Input	81	RRC(a)	DCD Inverting Output
32	DTR	DTR Driver TTL Input	82	GND	Signal Ground
33	DCD DCE	DCD _{DCE} Driver TTL Input	83	RS(a)	RTS Inverting Output
34	RL	RL Driver TTL Input	84	VCC	Power Supply Input
35	LL	LL Driver TTL Input	85	RS(b)	RTS Non-Inverting Output
36	RxD	RxD Receiver TTL Output	86	GND	Signal Ground
37	RxC	RxC Receiver TTLOutput	87	ST(a)	ST Inverting Output
38	TxC	TxC Receiver TTL Output	88	VCC	Power Supply Input
39	CTS	CTS Receiver TTL Output	89	V35TGND3	ST Termination Referance
40	DSR	DSR Receiver TTL Output	90	ST(b)	ST Non-Inverting Output
41	DCD_DTE	DCD _{DTE} Receiver TTL Output	91	GND	Signal Ground
42	RI	RI Receiver TTL Output	92	TT(a)	TxCE Inverting Output
43	TM	TM Receiver TTL Output	93	VCC	5V Power Supply Input
44	GND	Signal Ground	94	V35TGND2	
45	VCC	Power Supply Input	95	TT(b)	TxCE Non-Inverting Output
46	V35RGND	Reciever Termination Refrence	96	GND	Signal Ground
47	RD(b)	RXD Non-Inverting Input	97	SD(a)	TxD Inverting Output
48	RD(a)	RXD Inverting Input	98	VCC	5V Power Supply Input
49	RT(b)	RxC Non-Inverting Input	99		ST Termination Referance
50	RT(a)	RxC Inverting Input	100	SD(b)	TxD Non-Inverting Output

SP508 Driver Table

Driver Output Pin	V.35 Mode	EIA-530 Mode	RS-232 Mode (V.28)	EIA-530A Mode	RS-449 Mode (V.36)	X.21 Mode (V.11)	Shutdown	Suggested Signal
MODE (D0, D1, D2)	001	010	011	100	101	110	111	
T ₁ OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxD(a)
T ₁ OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxD(b)
T ₂ OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxCE(a)
T ₂ OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxCE(b)
T ₃ OUT(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxC_DCE(a)
T ₃ OUT(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxC_DCE(b)
T ₄ OUT(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	RTS(a)
T ₄ OUT(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	RTS(b)
T₅OUT(a)	V.28	V.11	V.28	V.10	V.11	V.11	High-Z	DTR(a)
T ₅ OUT(b)	High-Z	V.11	High-Z	High-Z	V.11	V.11	High-Z	DTR(b)
T ₆ OUT(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	DCD_DCE(a)
T ₆ OUT(b)	T(b) High-Z V.11		High-Z	V.11	V.11	V.11	High-Z	DCD_DCE(b)
T ₇ OUT(a)	T ₇ OUT(a) V.28 V.10		V.28	V.10	V.10	High-Z	High-Z	RL
T ₈ OUT(a)	T ₈ OUT(a) V.28 V.10		V.28	V.10	V.10	High-Z	High-Z	LL

Table 1. Driver Mode Selection

SP508 Receiver Table

Receiver Input Pin	V.35 Mode	EIA-530 Mode	RS-232 Mode (V.28)	EIA-530A Mode	RS-449 Mode (V.36)	X.21 Mode (V.11)	Shutdown	Suggested Signal
MODE (D0, D1, D2)	001	010	011	100	101	110	111	
R ₁ IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	RxD(a)
R ₁ IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	RxD(b)
R ₂ IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	RxC(a)
R ₂ IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	RxC(b)
R ₃ IN(a)	V.35	V.11	V.28	V.11	V.11	V.11	High-Z	TxC_DTE(a)
R ₃ IN(b)	V.35	V.11	High-Z	V.11	V.11	V.11	High-Z	TxC_DTE(b)
R ₄ IN(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	CTS(a)
R ₄ IN(b)	High-Z	V.11	High-Z	V.11	V.11	V.11	High-Z	CTS(b)
R ₅ IN(a)	V.28	V.11	V.28	V.10	V.11	V.11	High-Z	DSR(a)
R ₅ IN(b)	High-Z	V.11	High-Z	High-Z	V.11	V.11	High-Z	DSR(b)
R ₆ IN(a)	V.28	V.11	V.28	V.11	V.11	V.11	High-Z	DCD_DTE(a)
R ₆ IN(b)	High-Z	High-Z V.11		V.11	V.11	V.11	High-Z	DCD_DTE(b)
R ₇ IN(a)	₇ IN(a) V.28 V.10		V.28	V.10	V.10	High-Z	High-Z	RI
R ₈ IN(a)	R ₈ IN(a) V.28 V.10		V.28	V.10	V.10	High-Z	High-Z	TM

Table 2. Receiver Mode Selection




Figure 1. V.28 Driver Output Open Circuit Voltage




Figure 2. V.28 Driver Output Loaded Voltage




Figure 3. V.28 Driver Output Slew Rate




Figure 4. V.28 Driver Output Short-Circuit Current




Figure 5. V.28 Driver Output Power-Off Impedance




Figure 6. V.28 Driver Output Rise/Fall Times




Figure 7. V.28 Receiver Input Impedance




Figure 8. V.28 Receiver Input Open Circuit Bias




Figure 9. V.10 Driver Output Open-Circuit Voltage




Figure 10. V.10 Driver Output Test Terminated Volt-




Figure 11. V.10 Driver Output Short-Circuit Current




Figure 12. V.10 Driver Output Power-Off Current




Figure 13. V.10 Driver Output Transition Time




Figure 14. V.10 Receiver Input Current




Figure 15. V.10 Receiver Input IV Graph




Figure 16. V.11 Driver Output Open-Circuit Voltage




Figure 17. V.11 Driver Output Test Terminated Voltage




Figure 18. V.11 Driver Output Short-Circuit Current




Figure 19. V.11 Driver Output Power-Off Current




Figure 20. V.11 Receiver Input Current




Figure 21. V.11 Driver Output Rise/Fall Time




Figure 22. V.11 Receiver Input IV Graph




Figure 23. V.11 Receiver Input Current w/ Termination




Figure 26. V.35 Driver Output Offset Voltage




Figure 24. V.11 Receiver Input Graph w/ Termination




Figure 25. V.35 Driver Output Test Terminated Voltage




Figure 27. V.35 Driver Output Source Impedance




Figure 28. V.35 Driver Output Short-Circuit Impedance




Figure 29. V.35 Driver Output Rise/Fall Time




Figure 30. V.35 Receiver Input Source Impedance




Figure 31. V.35 Receiver Input Short-Circuit Impedance




Figure 32. Driver Output Leakage Current Test





Figure 33. Driver/Receiver Timing Test Circuit








Figure 35. Receiver Timing Test Load Circuit




Figure 36. Driver Propagation Delays




Figure 37. Driver Enable and Disable Times




Figure 38. Receiver Propagation Delays




Figure 39. Receiver Enable and Disable Times




Figure 40. V.28 (RS-232) and V.10 (RS-423) Driver Enable and Disable Times




Figure 41. Typical V.28 Driver Output Waveform




Figure 42. Typical V.10 Driver Output Waveform




Figure 43. Typical V.11 Driver Output Waveform




Figure 44. Typical V.35 Driver Output Waveform




Figure 45. Functional Diagram

The SP508 contains highly integrated serial transceivers that offer programmability between interface modes through software control. The SP508 offers the hardware interface modes for RS-232 (V.28), RS-449/V.36 (V.11 and V.10), EIA-530 (V.11 and V.10), EIA-530A(V.11 and V.10), V.35 (V.35 and V.28) and X.21(V.11). The interface mode selection is done via three control pins, which can be latched via microprocessor control.

The SP508 has eight drivers, eight receivers, and Exar's patented on-board charge pump (5,306,954) that is ideally suited for wide area network connectivity and other multi-protocol applications. Other features include digital and line loopback modes, individual enable/disable control lines for each driver and receiver, failsafe when inputs are either open or shorted, individual termination resistor ground paths, separate driver and receiver ground outputs, enhanced ESD protection on driver outputs and receiver inputs.

THEORY OF OPERATION

The SP508 device is made up of 1) the drivers, 2) the receivers, 3) a charge pump, 4) DTE/DCE switching algorithm, and 5) control logic.

Drivers

The SP508 has eight enhanced independent drivers. Control for the mode selection is done via a three-bit control word into D0, D1, and D2. The drivers are prearranged such that for each mode of operation, the relative position and functionality of the drivers are set up to accommodate the selected interface mode. As the mode of the drivers is changed, the electrical characteristics will change to support the required signal levels. The mode of each driver in the different interface modes that can be selected is shown in Table 1.

There are four basic types of driver circuits – ITU-T-V.28 (RS-232), ITU-T-V.10 (RS-423), ITU-T-V.11 (RS-422), and CCITT-V.35.

The V.28 (RS-232) drivers output single-ended signals with a minimum of $\pm 5V$ (with $3k\Omega$ & 2500pF loading), and can operate over 120kbps. Since the SP508 uses a charge pump to generate the RS-232 output rails, the driver outputs will never exceed $\pm 10V$. The V.28 driver architecture is similar to Exar's standard line of RS-232 transceivers.

The RS-423 (V.10) drivers are also single-ended signals which produce open circuit $V_{\rm OL}$ and $V_{\rm OH}$ measurements of $\pm 4.0 \rm V$ to $\pm 6.0 \rm V$. When terminated with a 450 Ω load to ground, the driver output will not deviate more than 10% of the open circuit value. This is in compliance of the ITU V.10 specification. The V.10 (RS-423) drivers are used in RS-449/V.36, EIA-530, and EIA-530A modes as Category II signals from each of their corresponding specifications. The V.10 drivers are guaranteed to transmit over 120kbps, but can operate at over 1Mbps if necessary.

The third type of drivers are V.11 (RS-422) differential drivers. Due to the nature of differential signaling, the drivers are more immune to noise as opposed to single-ended transmission methods. The advantage is evident over high speeds and long transmission lines. The strength of the driver outputs can produce differential signals that can maintain ±2V differential output levels with a load of 100Ω . The signal levels and drive capability of these drivers allow the drivers to also support RS-485 requirements of ±1.5V differential output levels with a 54Ω load. The strength allows the SP508 differential driver to drive over long cable lengths with minimal signal degradation. The V.11 drivers are used in RS-449. EIA-530. EIA-530A and V.36 modes as Category I signals which are used for clock and data. Exar's new driver design over its predecessors allow the SP508 to operate over 20Mbps for differential transmission.

The fourth type of drivers are V.35 differential drivers. There are only three available on the SP508 for data and clock (TxD, TxCE, and TxC in DCE mode). These drivers are current sources that drive loop current through a differential pair resulting in a 550mV differential voltage at the receiver. These drivers also incorporate fixed termination networks for each driver in order to set the $V_{\rm OH}$ and $V_{\rm OL}$ depending on load conditions. This termination network is basically a "Y" configuration consisting of two 51 Ω resistors connected in series and a 124Ω resistor connected between the two 50Ω resistors and a V35TGND output. Each of the three drivers and its associated termination will have its own V35TGND output for grounding convenience. Filtering can be done on these pins to reduce common mode noise transmitted over the transmission line by connecting a capacitor to ground.

The drivers also have separate enable pins which simplifies half-duplex configurations for some applications, especially programmable DTE/DCE. The enable pins will either enable or disable the output of the drivers according to the appropriate active logic illustrated on Figure 45. The enable pins have internal pull-up and pull-down devices, depending on the active polarity of the receiver, that enable the driver upon power-on if the enable lines are left floating. During disabled conditions, the driver outputs will be at a high impedance 3-state.

The driver inputs are both TTL and CMOS compatible. All driver inputs have an internal pull-up resistor so that the output will be at a defined state at logic LOW ("0"). Unused driver inputs can be left floating. The internal pull-up resistor value is approximately $500k\Omega$.

Receivers

The SP508 has eight enhanced independent receivers. Control for the mode selection is done via a three-bit control word that is the same as the driver control word. Therefore, the modes for the drivers and receivers are identical in the application.

Like the drivers, the receivers are prear-

ranged for the specific requirements of the synchronous serial interface. As the operating mode of the receivers is changed, the electrical characteristics will change to support the required serial interface protocols of the receivers. Table 2 shows the mode of each receiver in the different interface modes that can be selected. There are two basic types of receiver circuits—ITU-T-V.28 (RS-232) and ITU-T-V.11, (RS-422).

The RS-232 (V.28) receiver is single-ended and accepts RS-232 signals from the RS-232 driver. The RS-232 receiver has an operating input voltage range of +15V and can receive signals downs to +3V. The input sensitivity complies with RS-232 and V .28 at +3V. The input impedance is $3k\Omega$ to $7k\Omega$ in accordance to RS-232 and V .28. The receiver output produces a TTL/CMOS signal with a +2.4V minimum for a logic "1" and a +0.4V maximum for a logic "0". The RS-232 (V.28) protocol uses these receivers for all data, clock and control signals. They are also used in V.35 mode for control line signals: CTS, DSR, LL, and RL. The RS-232 receivers can operate over 120kbps.

The second type of receiver is a differential type that can be configured internally to support ITU-T-V.10 and CCITT-V.35 depending on its input conditions. This receiver has a typical input impedance of $10k\Omega$ and a differential threshold of less than ± 200 mV, which complies with the ITU-T-V.11 (RS-422) specifications. V.11 receivers are used in RS-449/V.36, EIA-530, EIA-530A and X.21 as Category I signals for receiving clock, data, and some control line signals not covered by Category II V.10 circuits. The differential V.11 transceiver has improved architecture that allows over 20Mbps transmission rates.

Receivers dedicated for data and clock (RxD, RxC, TxC) incorporate internal termination for V.11. The termination resistor is typically 120Ω connected between the A and B inputs. The termination is essential for minimizing crosstalk and signal reflection over the transmission line . The minimum value is guaranteed to exceed 100Ω , thus complying with the V.11 and RS-422 specifications.

This resistor is invoked when the receiver is operating as a V.11 receiver, in modes EIA-530, EIA-530A, RS-449/V.36, and X.21. The same receivers also incorporate a termination network internally for V.35 applications. For V.35, the receiver input termination is a "Y" termination consisting of two 51Ω resistors connected in series and a 124Ω resistor connected between the two 50Ω resistors and V35RGND output. The V35RGND is usually grounded. The receiver itself is identical to the V.11 receiver.

The differential receivers can be configured to be ITU-T-V.10 single-ended receivers by internally connecting the non-inverting input to ground. This is internally done by default from the decoder. The non-inverting input is rerouted to V10GND and can be grounded separately. The ITU-T-V.10 receivers can operate over 1Mbps and are used in RS-449/V.36, E1A-530, E1A-530A and X.21 modes as Category II signals as indicated by their corresponding specifications. All receivers include an enable/disable line for disabling the receiver output allowing convenient half-duplex configurations. The enable pins will either enable or disable the output of the receivers according to the appropriate active logic illustrated on Figure 45. The receiver's enable lines include an internal pull-up or pull-down device, depending on the active polarity of the receiver, that enables the receiver upon power up if the enable lines are left floating. During disabled conditions, the receiver outputs will be at a high impedance state. If the receiver is disabled any associated termination is also disconnected from the inputs.

All receivers include a fail-safe feature that outputs a logic high when the receiver inputs are open, terminated but open, or shorted together. For single-ended V.28 and V.10 receivers, there are internal $5k\Omega$ pull-down resistors on the inputs which produces a logic high ("1") at the receiver outputs. The differential receivers have a proprietary circuit that detect open or shorted inputs and if so, will produce a logic HIGH ("1") at the receiver output.

CHARGE PUMP

The charge pump is a Exar-patented design (5,306,954) and uses a unique approach compared to older less-efficient designs. The charge pump still requires four external capacitors, but uses four-phase voltage shifting technique to attain symmetrical power supplies. The charge pump $V_{\rm pp}$ and $V_{\rm ss}$ outputs are regulated to +5.8V and -5.8V, respectively. There is a free-running oscillator that controls the four phases of the voltage shifting. A description of each phase follows.

Phase 1

 $_V_{\rm SS}$ charge storage ——During this phase of the clock cycle, the positive side of capacitors C₁ and C₂ are initially charged to V_{CC}. C+ is then switched to ground and the charge in C₁- is transferred to C₂-. Since C₂+ is connected to V_{CC}, the voltage potential across capacitor C₂ is now 2_xV_{CC}.

Phase 2

 $-\rm V_{SS}$ transfer —Phase two of the clock connects the negative terminal of $\rm C_2$ to the $\rm V_{SS}$ storage capacitor and the positive terminal of $\rm C_2$ to ground, and transfers the negative generated voltage to $\rm C_3$. This generated voltage is regulated to –5.8V. Simultaneously, the positive side of the capacitor $\rm C_1$ is switched to $\rm V_{CC}$ and the negative side is connected to ground.

Phase 3

 $-\rm V_{DD}$ charge storage —The third phase of the clock is identical to the first phase—the charge transferred in $\rm C_1$ produces $-\rm V_{CC}$ in the negative terminal of $\rm C_1$ which is applied to the negative side of the capacitor $\rm C_2$. Since $\rm C_2$ + is at $\rm V_{CC}$, the voltage potential across $\rm C_2$ is $\rm 2_v V_{CC}$.

Phase 4

 $-\rm V_{DD}$ transfer —The fourth phase of the clock connects the negative terminal of C₂ to ground, and transfers the generated 5.8V across C₂ to C₄, the V_{DD} storage capacitor. This voltage is regulated to +5.8V. At the regulated voltage, the internal oscillator is disabled and simultaneously with this, the positive side of capacitor C₁ is switched to V_{CC} and the negative side is connected to ground, and the cycle begins again.

The charge pump cycle will continue as long as the operational conditions for the internal oscillator are present.

Since both V⁺ and V⁻ are separately generated from V_{CC}; in a no-load condition V⁺ and V⁻ will be symmetrical. Older charge pump approaches that generate V⁻ from V⁺ will show a decrease in the magnitude of V⁻ compared to V⁺ due to the inherent inefficiencies in the design.

The clock rate for the charge pump typically operates at 250kHz. The external capacitors can be as low as 1µF with a 16V breakdown voltage rating.

TERM OFF FUNCTION

The SP508 contains a TERM_OFF pin that disables all three receiver input termination networks regardless of mode. This allows the device to be used in monitor mode applications that are typically found in networking test equipment. The TERM_OFF pin internally contains a pull-down device with an impedance of over $500k\Omega$, which will default in a "ON" condition during power-up if V.35 receivers are used. The individual receiver enable line and the SHUTDOWN mode from the decoder will disable the termination regardless of TERM_OFF.

LOOPBACK FUNCTION

The SP508 contains a LOOPBACK pin that invokes a loopback path. This loopback path is illustrated in Figure 46. LOOPBACK has an internal pull-up resistor that defaults to normal mode during power up or if the pin is left floating. During loopback, the driver output and receiver input characteristics will still adhere to its appropriate specifications.

DECODER AND D LATCH FUNCTION

The SP508 contains a D_LATCH pin that latches the data into the D0, D1, and D2 decoder inputs. If tied to a logic LOW ("0"), the latch is transparent, allowing the data at the decoder inputs to propagate through and program the SP508 accordingly. If tied to a logic HIGH("1"), the latch locks out the data and prevents the mode from changing until this pin is brought to a logic LOW.

There are internal pull-up devices on D0, D1, and D2, which allow the device to be in SHUTDOWN mode ("111") upon power up. However, if the device is powered -up with the D_LATCH at a logic HIGH, the decoder state of the SP508 will be undefined.

ESD TOLERANCE

The SP508 device incorporates ruggedized ESD cells on all driver output and receiver input pins. The ESD structure is improved over our previous family for more rugged applications and environments sensitive to electrostatic discharges and associated transients.

CTR1/CTR2 EUROPEAN COMPLIANCY

As with all of Exar's previous multiprotocol serial transceiver IC's, the drivers and receivers have been designed to meet all the requirements to NET1/NET2 and TBR2 in order to meet CTR1/CTR2 compliancy. The SP508 is also tested in-house at Exar and adheres to all the NET1/2 physical layer testing and the ITU Series V specifications before shipment. Please note that although the SP508, as with its predecessors, adhere to CTR1/CTR2 compliancy testing, any complex or unusual configuration should be double-checked to ensure CTR1/CTR2 compliance. Consult the factory for details.




Figure 46. SP508 Loopback Path





Figure 47. SP508 Typical Operating Configuration to Serial Port Connector with DCE/DTE programmability



Recommended Signals and Port Pin Assignments

Spare driver Quality, Rate enable pins	18	43	- 71	42	91	41	15	8	14	ÓΕ	- 61	96	12	37	11	%	10	36	9	ሂ	8	ឌ	7	æ	o	9	8	96	4	29	U	82	Pin Number	Interface to	
Spare drivers and receivers may be used Quality, Rate Detect, Standby) or may b enable pins for each driver and receiver	TMEN	TM	#VBC	20	RRTEN#	DCD_DTE	DWEN#	DSR	#NECO	SLO	#NB DX.L	DXI.	RTEN#	- PS-C	RDBU#	Q28	LLEN#	드	RLEN	22	RRCEN	B20_02E	TREN	BTR	B B B	RTS	SIEN	S	TEM	3XI	Nads	Ω×Γ	Pin Number Pin Mnemonic	System Logic	SPSUS Multip
Spare drivers and receivers may be used for optional signals Signal Quality, Rate Detect, Standby) or may be disabled using individual enable pins for each driver and receiver		Receiver_8		Receiver_7		Receiver_6		Receiver_5		Receiver_4		Receiver_3		Receiver_2		Receiver_1		Driver_8		Driver_7		Driver_6		Driver_5		Driver_4		Driver_3		Driver_2		Driver_1	Circuit		SPSUB Multiprotocol Configured as DCE
onalsignals (Sign id using individua		TM(A)		π	RRT(B)	RRT(A)	DM(B)	DMG	CS(B)	CS(A)	TxC(B)	TxC(A)	RT(B)	RT(A)	RD (B)	RD (A)		H(A)		RL(A)	RRC(B)	RRC(A)	TR(B)	TROO	75 (6)	32	SI(B)	SIM	T(8)	ПW	SD (B)	SD (A)	Pin Mnemonic	Interface to Port Connector	as DCE
<u> </u>		න		61	8	8	88	57	2	58	SI	ង	45	8	47	\$		8		8	δ	81	78	75	8	8	8	87	ጽ	8	100	97	Pin Number	o Port-	

Pin assignments and signal functions are subject to national or regional variation and proprietary ℓ non-standard implementations

						_				_	_	_												\Box			_		
V28	V28			V28		¥28			V28		Y28		V28	V28		V28		V28		V28		V28		V28		V28	Type	Signal	Ø.
드	RL			θ		ÇĄ			DA		ΒA		TM	æ		q		Я		GB		DB		DΦ		88	2.	Mnemo	R5:232 or V24
18	21			20		4			24		2		25	22		٥		6		5		- 31		17		υ	Pin(F)	DB-25	4
V.10	V.10		V.11	V.11	TLUV	VII		TLLY	VII	TLIA	Y.11		V.10		TLLV	TLUV	VIII	V.11	TLY	TLLY	TLUV	LUV	V.11	LEA	VIII	V.11	Type	Signal	
F	R		CD(B)	CD(A)	CA(B)	CA(A)		DA(B)	DAGO	BA(B)	BA(A)		TM		CF(B)	CF(A)	CC(B)	(40)	CB(B)	CB(A)	DB(B)	DB(A)	DD(B)	DD(A)	88 <i>(</i> B)	BB (A)	흕	Mnemo	EN-530
18	21		23	20	19	4		==	24	12	2		25		10	۵	22	6	13	5	12	15	9	17	16	υ	Pin(F)	DB-25	
VJO	V.10		VIII	V.11	TLY	YJI		V.II	11.7	YJI	YII		VJO		VII	VJI	VIII	V.11	TLY	TLY	VII	TLY	V.11	TLY	TLY	V.11		Signal	
F	욘		TR(B)	TR(A)	RS(B)	RS(A)		T(8)	ПW	SD(8)	SD (A)		TM		RR(B)	RROO	DM(B)	DM(A)	CS(B)	CS(A)	ST(8)	आक	RT(B)	RT(A)	RD(B)	RD(A)	nic.	Mnemo	R 440
10	14		30	12	25	7		36	17	22	4		18		31	13	29	11	27	9	23	5	26	8	24	6	Pin(F)	DB-37	
V28	V28			V28		V28		V.35	V.35	V35	V.35		V28	V28		V28		V28		V28	V.35	V.35	V.35	V.35	V35	V.35		Signal	
141	140			108		105		113	113	3	ន		142	125		109		107		106	114	114	115	115	104	104	nic	Mnemo	V35
٦	N			н		^		W	U	v	~		Z	J		F		Е		D	AA	Υ	Х	٧	T	R	Pin(F)	M94	
					VIII	VIII		VJI	VIII	VIII	7.11								VAL	V.11	VIII	LUV	V.11	LUA	V.11	V.11	Type	leubis	
					(8)	C(A)		X(B)	×ω	TØ)	T@								[B)	(A)	S(B)	SWS	B(B)	B(A)	R(B)	R(A)	햢	Mnemo	X21
					10	w		14**	744	9	N								12	5	J	6	14**	744	11	4	Pin(F)	DB-15	

** X 21 use either B() or X(), not both

ı	g
	S
	tipr
ı	ĝ
ı	ĕ
ı	줐
ı	ă
ı	gu,
	8
ı	W.
I	품

Recommended Signals and Port Pin Assignments

DB-25 Pin(M)

Signal Type

Ŕ

81	43	17	25	16	41	51	8	14	36	13	86	12	37	11	84	10	36	9	2	8	8	7	z	6	16	5	R	4	92	٤	87	Number	Pin	Interface to	
NHWI	TM	CEP#	22	RRTEN#	DCD_DTE	DMEN#	DSR	CSEN#	Э	TXCEN	TxC	RTEN#	8 7	RD BN#	RXD	LLEN#	LL	RLEN	RL	RRCEN	DCD_DCE	TREN	DTR	RSEN	RTS	STEN	হ	TEN	TXCE	SDEN	TxD	Pin Mnemonic		Interface to System Logic	
	Receiver_8		Receiver_7		Receiver_6		Receiver_5		Receiver_4		Receiver_3		Receiver_2		Receiver_1		Driver_8		Driver_7		Driver_6		Driver_5		Driver_4		Driver_3		Driver_2		Driver_1	Circuit			
	TM(A)		Α.	RRT(B)	RRT(A)	DM(B)	D (M)(A)	CS(B)	CSW	TxC(B)	TxC(A)	RT(B)	RT(A)	RD (B)	RD (A)		LL(A)		RL(A)	RRC(B)	RRC(A)	TR(B)	TRON	R5(8)	RSW	ST(B)	ST(A)	П(8)	П(А)	SD(B)	SD (A)	Pin Mnemonic		Interface to Port-	
	න		61	8	8	8	57	2	88	SI	ង	45	8	47	8		63		65	Ø	81	78	75	85	83	8	87	99	23	100	97	Number	Pin	.tor	,
	V28		¥28		V28		V28		V28		γ28		V28		¥28		V28		V28				V28		V28				V28		V28	Type	Signal	Z,	
	TM		æ		CF		Я		8		D8		8		88		ᄕ		RL				θ		CA.				DA		ΒA	o N	Mnemo	RS-232 or V 24	
									П																							-		4	

 \pm EIA-530 uses V.11 differentials for DSR (CC) and DTR (CD) signals; EIA-530-A uses single-ended V.10 for DSR and DTR and adds Risignal on pin 22 Pin assignments and signal functions are subject to national or regional variation and proprietary / non-standard implementations

25

ΛΊO

Spare drivers and receivers may be used for optional signals Signal Quality, Rate Detect, Standby) or may be disabled using individual enable prins for each driver and receiver

8A 98 8 88 2 θ S Š 8 24 V11710 ZILV ≦ ≦ X ă ≦ 89 89 89 89 D8(8) 00 (8) (4) 0 0 BA(A) BA(B) DA(A) DA(B) 88 (%) 2 4히의없 ø

Mnemo CF(A) 200 EIA-530 M DB-25 Pin (M) 시되었다 0 Signal Type ΣIO ă Mnemo DM(A) (200) (200) (200) (200) RD(A) RD(B) TR (E) SD(A) (S) RR(B) RT (B) ₹ 2 DB-37 Pin (M) 티이디밀 입어건 8 4 郑디엉 4447% Signal Type V35 V35 V35 V3(S 28 ន្តន្ត 28 22 28 Mnemo 45 티티티 125 8 Ø = <u></u> 푱 扊 ğ 뒫 5 호호 Pin (MB4 Z ⋼⋭ Signal Type E 55 Mnemo nic 88 BW 왕왕로로 88 DB-15 Pin(M) Z \$ \$ 실계이 삐 lu Signal Type V.11 150 Z.jq 55 20 ΧH Mnemo oppleTalk" TxD+ ΤxD · ₹ ₽ ₽ 뜒 돐 GNB 8 Pin(F)

™ X21 use either 80 or X0, not both

	ORDERI	NG INFORMATION	
Part Number SP508CF-LSP508EF-L		Temperature Range 0°C to +70°C40°C to +85°C	

REVISION HISTORY

DATE	REVISION	DESCRIPTION
01/19/05		Legacy Sipex Datasheet
10/27/09		Convert to Exar Format and change revision to 1.0.0. Change Driver output leakage test (figure 32) from +/-12V to +/-10V. Change V.11 and V.35 driver and receiver propagation delay limits from 60ns to 80ns

Notice

EXAR Corporation reserves the right to make changes to any products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no representation that the circuits are free of patent infringement. Charts and schedules contained herein are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfactor that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2009 EXAR Corporation

Datasheet October 2009

Send your Interface technical inquiry with technical details to: uarttechsupport@exar.com

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.