





Resources





Tools nd Models

MAX14430-MAX14432

Click here to ask an associate for production status of specific part numbers.

# Four-Channel, Fast, Low-Power, 3kV<sub>RMS</sub> and 3.75kV<sub>RMS</sub> Digital Isolators

# **General Description**

The MAX14430/MAX14431/MAX14432 are fast, low power, 4-channel, digital galvanic isolators using Maxim's proprietary process technology. These devices transfer digital signals between circuits with different power domains while using as little as 0.58mW per channel at 1Mbps with a 1.8V supply. The MAX14430–MAX14432 have an isolation rating of 3kV<sub>RMS</sub> (QSOP package) or 3.75kV<sub>RMS</sub> (narrow SOIC package) for 60 seconds. For applications requiring 5kV<sub>RMS</sub> of isolation, see the MAX14434-MAX14436.

The MAX14430–MAX14432 family offers all three possible unidirectional channel configurations to accommodate any 4-channel design, including SPI, RS-232, RS-485, and digital I/O applications. Output enable for the A side of the MAX14431R/S/U/V is active-low, making them ideal for isolating a port on a shared SPI bus since the  $\overline{\text{CS}}$  signal can directly enable the MISO signal on the isolator. All other devices in the family have the traditional active-high enable.

Devices are available with a maximum data rate of either 25Mbps or 200Mbps and with outputs that are either default-high or default-low. The default is the state the output assumes when the input is either not powered or is open-circuit. See the *Ordering Information* and *Product Selector Guide* for suffixes associated with each option. Independent 1.71V to 5.5V supplies on each side of the isolator also make the devices suitable for use as level translators.

The MAX14430–MAX14432 are available either in a 16-pin narrow-body SOIC package with 4mm of creepage and clearance, or in a smaller 16-pin QSOP package with 4mm of creepage and clearance. The SOIC package material has a minimum comparative tracking index (CTI) of 600, which gives it a group I rating in creepage table. The QSOP package material has a minimum CTI of 400, which gives it a group II rating in creepage table. All devices are rated for operation at ambient temperatures of -40°C to +125°C.

### **Benefits and Features**

- Robust Galvanic Isolation for Fast Digital Signals
  - · Up to 200Mbps Data Rate
  - Continuously Withstands 445V<sub>RMS</sub> (V<sub>IOWM</sub>)
  - Withstands 3.75kV<sub>RMS</sub> for 60s (V<sub>ISO</sub>) Narrow SOIC Package
  - Withstands 3kV<sub>RMS</sub> for 60s (V<sub>ISO</sub>) QSOP Package
  - Withstands ±10kV Surge between GNDA and GNDB with 1.2/50µs Waveform Narrow SOIC Package
  - Withstands ±7.5kV Surge between GNDA and GNDB with 1.2/50µs Waveform QSOP Package
  - High CMTI (50kV/µs, Typical)
- Low Power Consumption
  - 1.1mW per Channel at 1Mbps with V<sub>DD</sub> = 3.3V
  - 3.5mW per Channel at 100Mbps with V<sub>DD</sub> = 1.8V
- Options to Support a Broad Range of Applications
  - 2 Data Rates (25Mbps, 200Mbps)
  - 3 Channel Direction Configurations
  - 2 Output Default States (High/Low)
  - Two Packages (Narrow SOIC and QSOP)

## **Applications**

- Isolated SPI Interface
- Fieldbus Communications for Industrial Automation
- Isolated RS-485/RS-422, CAN
- Battery Management
- Medical Systems

## **Safety Regulatory Approvals**

- UL According to UL1577
- cUL According to CSA Bulletin 5A

Ordering Information and Product Selector Guide appear at end of data sheet.

# Four-Channel, Fast, Low-Power, $3kV_{RMS}$ and $3.75kV_{RMS}$ Digital Isolators

# **Absolute Maximum Ratings**

V <sub>DDA</sub> to GNDA0.3V to +6V	Continuous Power Dissipation (T <sub>A</sub> = +70°C)
V <sub>DDB</sub> to GNDB0.3V to +6V	Narrow SOIC (derate 13.3mW/°C above +70°C) 1066.7mW
IN_, EN_ on Side A to GNDA0.3V to +6V	QSOP (derate 9.6mW/°C above +70°C)771.5mW
IN_, EN_ on Side B to GNDB0.3V to +6V	Operating Temperature Range40°C to +125°C
OUT_ on Side A to GNDA0.3V to (V <sub>DDA</sub> + 0.3V)	Maximum Junction Temperature+150°C
OUT_ on Side B to GNDB0.3V to (V <sub>DDB</sub> + 0.3V)	Storage Temperature Range60°C to +150°C
Short-Circuit Duration	Soldering Temperature (reflow)+260°C
OUT_ on Side A to GNDA,	
OUT on Side B to GNDBContinuous	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **Package Information**

PACKAGE TYPE: 16 NARROW SOIC	
Package Code	S16MS+12
Outline Number	21-0041
Land Pattern Number	90-0442
THERMAL RESISTANCE, FOUR-LAYER BO	RD
Junction to Ambient (θ <sub>JA</sub> )	75°C/W
Junction to Case (θ <sub>JC</sub> )	24°C/W

PACKAGE TYPE: 16 QSOP	
Package Code	E16MS+1F
Outline Number	21-0055
Land Pattern Number	90-0167
THERMAL RESISTANCE, FOUR-LAYER BOARD	
Junction to Ambient (θ <sub>JA</sub> )	103.7°C/W
Junction to Case (θ <sub>JC</sub> )	37°C/W

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

# Four-Channel, Fast, Low-Power, $3kV_{RMS}$ and $3.75kV_{RMS}$ Digital Isolators

## **DC Electrical Characteristics**

 $(V_{DDA}-V_{GNDA}=1.71V~to~5.5V,~V_{DDB}-V_{GNDB}=1.71V~to~5.5V,~C_{L}=15pF,~T_{A}=-40^{\circ}C~to~+125^{\circ}C,~unless~otherwise~noted.~Typical~values~are~at~V_{DDA}-V_{GNDA}=3.3V,~V_{DDB}-V_{GNDB}=3.3V,~V_{GNDA}=V_{GNDB},~T_{A}=+25^{\circ}C,~unless~otherwise~noted.)~(Note~1)$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
POWER SUPPLY	-			'			
Cumple Valtage	$V_{DDA}$	Relative to GNDA		1.71		5.5	V
Supply Voltage	$V_{DDB}$	Relative to GNDB	Relative to GNDB			5.5	]
Undervoltage-Lockout Threshold	V <sub>UVLO</sub> _	V <sub>DD</sub> _ rising		1.5	1.6	1.66	V
Undervoltage-Lockout Threshold Hysteresis	V <sub>UVLO_HYST</sub>				45		mV
Supply Current (MAX14430_) (Note 2)			V <sub>DDA</sub> = 5V		0.52	0.96	
		500kHz square	V <sub>DDA</sub> = 3.3V		0.51	0.93	
		wave, C <sub>L</sub> = 0pF	V <sub>DDA</sub> = 2.5V		0.50	0.92	
			V <sub>DDA</sub> = 1.8V		0.49	0.64	
			V <sub>DDA</sub> = 5V		1.63	2.42	
	I <sub>DDA</sub>	12.5MHz square wave, C <sub>L</sub> = 0pF	V <sub>DDA</sub> = 3.3V		1.59	2.36	mA
			V <sub>DDA</sub> = 2.5V		1.58	2.33	
			V <sub>DDA</sub> = 1.8V		1.54	2.00	
		50MHz square wave, C <sub>L</sub> = 0pF	V <sub>DDA</sub> = 5V		4.5	6.14	
			V <sub>DDA</sub> = 3.3V		4.39	6.00	
			V <sub>DDA</sub> = 2.5V		4.35	5.93	
			V <sub>DDA</sub> = 1.8V		4.21	5.43	
			V <sub>DDB</sub> = 5V		0.87	1.47	
		500kHz square	V <sub>DDB</sub> = 3.3V		0.82	1.41	
		wave, C <sub>L</sub> = 0pF	V <sub>DDB</sub> = 2.5V		0.81	1.39	
			V <sub>DDB</sub> = 1.8V		0.79	1.32	]
			V <sub>DDB</sub> = 5V		2.97	3.84	]
Supply Current (MAX14430_)		12.5MHz square	V <sub>DDB</sub> = 3.3V		2.00	2.74	]
(Note 2)	I <sub>DDB</sub>	wave, C <sub>L</sub> = 0pF	V <sub>DDB</sub> = 2.5V		1.69	2.36	mA
			V <sub>DDB</sub> = 1.8V		1.43	2.02	
			V <sub>DDB</sub> = 5V		9.52	11.17	1
		50MHz square	V <sub>DDB</sub> = 3.3V		5.68	6.88	
		wave, C <sub>L</sub> = 0pF	V <sub>DDB</sub> = 2.5V		4.45	5.38	
			V <sub>DDB</sub> = 1.8V		3.46	4.18	

## **DC Electrical Characteristics (continued)**

 $(V_{DDA} - V_{GNDA} = 1.71 \text{V to } 5.5 \text{V}, V_{DDB} - V_{GNDB} = 1.71 \text{V to } 5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3 \text{V}, V_{DDB} - V_{GNDB} = 3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)} \text{ (Note 1)}$ 

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
			V <sub>DDA</sub> = 5V		0.62	1.10	
		500kHz square	V <sub>DDA</sub> = 3.3V		0.60	1.06	
		wave, C <sub>L</sub> = 0pF	V <sub>DDA</sub> = 2.5V		0.59	1.05	
			V <sub>DDA</sub> = 1.8V		0.57	0.83	
			V <sub>DDA</sub> = 5V		1.98	2.80	
	land	12.5MHz square	V <sub>DDA</sub> = 3.3V		1.70	2.47	mA
	I <sub>DDA</sub>	wave, C <sub>L</sub> = 0pF	V <sub>DDA</sub> = 2.5V		1.61	2.35	IIIA
			V <sub>DDA</sub> = 1.8V		1.52	2.02	
			V <sub>DDA</sub> = 5V		5.77	7.43	
		50MHz square wave, C <sub>L</sub> = 0pF	V <sub>DDA</sub> = 3.3V		4.73	6.25	
			V <sub>DDA</sub> = 2.5V		4.38	5.81	
Supply Current (MAX14431_)			V <sub>DDA</sub> = 1.8V		4.03	5.15	
(Note 2)		500kHz square wave, C <sub>L</sub> = 0pF	V <sub>DDB</sub> = 5V		0.78	1.35	
			V <sub>DDB</sub> = 3.3V		0.75	1.30	
			V <sub>DDB</sub> = 2.5V		0.74	1.28	
			V <sub>DDB</sub> = 1.8V		0.72	1.16	
			V <sub>DDB</sub> = 5V		2.64	3.49	
		12.5MHz square	V <sub>DDB</sub> = 3.3V		1.90	2.65	mA
	I <sub>DDB</sub>	wave, C <sub>L</sub> = 0pF	V <sub>DDB</sub> = 2.5V		1.66	2.36	
			V <sub>DDB</sub> = 1.8V		1.46	2.03	
			V <sub>DDB</sub> = 5V		8.26	9.91	
		50MHz square	V <sub>DDB</sub> = 3.3V		5.36	6.66	
		wave, C <sub>L</sub> = 0pF	V <sub>DDB</sub> = 2.5V		4.42	5.52	1
			V <sub>DDB</sub> = 1.8V		3.66	4.51	

## **DC Electrical Characteristics (continued)**

 $(V_{DDA} - V_{GNDA} = 1.71 \text{V to } 5.5 \text{V}, V_{DDB} - V_{GNDB} = 1.71 \text{V to } 5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3 \text{V}, V_{DDB} - V_{GNDB} = 3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)} \text{ (Note 1)}$ 

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
			V <sub>DDA</sub> = 5V		0.70	1.22	
		500kHz square	V <sub>DDA</sub> = 3.3V		0.67	1.17	
		wave, C <sub>L</sub> = 0pF	V <sub>DDA</sub> = 2.5V		0.66	1.16	
			V <sub>DDA</sub> = 1.8V		0.64	0.99	
			V <sub>DDA</sub> = 5V		2.31	3.15	
	lan.	12.5MHz square	V <sub>DDA</sub> = 3.3V		1.81	2.56	mA
	I <sub>DDA</sub>	wave, C <sub>L</sub> = 0pF	V <sub>DDA</sub> = 2.5V		1.64	2.35	IIIA
			V <sub>DDA</sub> = 1.8V		1.50	2.02	
	l I		V <sub>DDA</sub> = 5V		7.04	8.70	
		50MHz square wave, C <sub>L</sub> = 0pF	V <sub>DDA</sub> = 3.3V		5.06	6.46	-
			V <sub>DDA</sub> = 2.5V		4.40	5.67	
Supply Current (MAX14432_)			V <sub>DDA</sub> = 1.8V		3.85	4.83	
(Note 2)		500kHz square wave, C <sub>L</sub> = 0pF	V <sub>DDB</sub> = 5V		0.70	1.24	
			V <sub>DDB</sub> = 3.3V		0.67	1.19	
			V <sub>DDB</sub> = 2.5V		0.66	1.17	
			V <sub>DDB</sub> = 1.8V		0.65	1.00	
			V <sub>DDB</sub> = 5V		2.31	3.15	
		12.5MHz square	V <sub>DDB</sub> = 3.3V		1.80	2.57	
	I <sub>DDB</sub>	wave, C <sub>L</sub> = 0pF	V <sub>DDB</sub> = 2.5V		1.64	2.36	mA
			V <sub>DDB</sub> = 1.8V		1.49	2.03	
			V <sub>DDB</sub> = 5V		7.01	8.66	
		50MHz square	V <sub>DDB</sub> = 3.3V		5.04	6.46	
		wave, C <sub>L</sub> = 0pF	V <sub>DDB</sub> = 2.5V		4.40	5.67	1
			V <sub>DDB</sub> = 1.8V		3.84	4.83	

# Four-Channel, Fast, Low-Power, $3kV_{RMS}$ and $3.75kV_{RMS}$ Digital Isolators

## **DC Electrical Characteristics (continued)**

 $(V_{DDA} - V_{GNDA} = 1.71 \text{V to } 5.5 \text{V}, V_{DDB} - V_{GNDB} = 1.71 \text{V to } 5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3 \text{V}, V_{DDB} - V_{GNDB} = 3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)} \text{ (Note 1)}$ 

PARAMETER	SYMBOL	CON	IDITIONS	MIN	TYP	MAX	UNITS
LOGIC INPUTS AND OUTPUTS							
Input High Voltage	V <sub>IH</sub>	EN_, IN_, relative to GND_	2.25V ≤ V <sub>DD</sub> _ ≤ 5.5V	0.7 x V <sub>DD</sub> _			V
Input High Voltage		EN_, IN_, relative to GND_	1.71V ≤ V <sub>DD</sub> _ < 2.25V	0.75 x V <sub>DD</sub> _			V
lassit Lass Valtaga	V	EN_, IN_, relative to GND_	2.25V ≤ V <sub>DD</sub> _ ≤ 5.5V			0.8	V
Input Low Voltage	$V_{IL}$	EN_, IN_, relative to GND_	1.71V ≤ V <sub>DD</sub> _ < 2.25V			0.7	V
Input Hysteresis	V. n. c	EN_, IN_, relative to GND_	MAX1443_ B/E/R/U		410		- mV
iliput rysteresis	V <sub>HYS</sub>	EN_, IN_, relative to GND_	MAX1443_C/F/S/V		80		liiv
Input Pullup Current (Note 3)	I <sub>PU</sub>	IN_, MAX1443_B	/C/R/S	-10	-5	-1.5	μA
Input Pulldown Current (Note 3)	$I_{PD}$	IN_, MAX1443_E	/F/U/V	1.5	5	10	μA
EN Pullup Current (Note 3)	I <sub>PU_EN</sub>	EN_		-10	-5	-1.5	μA
Input Capacitance	C <sub>IN</sub>	IN_, f <sub>SW</sub> = 1MHz			2		pF
Output Voltage High (Note 3)	V <sub>OH</sub>	V <sub>OUT</sub> _ relative to GND_ I <sub>OUT</sub> _ = -4mA source		V <sub>DD</sub> _ - 0.4			V
Output Voltage Low (Note 3)	V <sub>OL</sub>	V <sub>OUT</sub> _ relative to I <sub>OUT</sub> _ = 4mA sink				0.4	V

# **Dynamic Characteristics MAX1443\_C/F/S/V**

 $(V_{DDA}-V_{GNDA}=1.71V~to~5.5V,~V_{DDB}-V_{GNDB}=1.71V~to~5.5V,~C_L=15pF,~T_A=-40^{\circ}C~to~+125^{\circ}C,~unless~otherwise~noted.~Typical~values~are~at~V_{DDA}-V_{GNDA}=3.3V,~V_{DDB}-V_{GNDB}=3.3V,~V_{GNDA}=V_{GNDB},~T_A=+25^{\circ}C,~unless~otherwise~noted.)~(Note~2)$ 

PARAMETER	SYMBOL	(	CONDITIONS	MIN	TYP	MAX	UNITS				
Common-Mode Transient Immunity	СМТІ	IN_ = GND_	IN_ = GND_ or V <sub>DD_</sub> (Note 4)		50		kV/µs				
Maximum Data Bata	DB	2.25V ≤ V <sub>DD</sub>	_ ≤ 5.5V	200			Mhna				
Maximum Data Rate	DR <sub>MAX</sub>	1.71V ≤ V <sub>DD</sub>	< 2.25V	150			Mbps				
Minimum Pulse Width	PW <sub>MIN</sub>	IN_ to	2.25V ≤ V <sub>DD</sub> _ ≤ 5.5V			5	ns				
	· · · · · · · · · · · · · · · · · · · ·	OUT_	1.71V ≤ V <sub>DD</sub> _ ≤ 1.89V			6.67					
			4.5V ≤ V <sub>DD</sub> _ ≤ 5.5V	4.1	5.4	9.2					
	_	IN_ to	$3.0V \le V_{DD} \le 3.6V$	4.2	5.9	10.2					
Propagation Delay (Figure 1)	t <sub>PLH</sub>	OUT_, C <sub>L</sub> = 15pF	2.25V ≤ V <sub>DD</sub> _ ≤ 2.75V	4.9	7.1	13.4					
		1.71V ≤ V <sub>DD</sub> _ ≤ 1.89V	7.1	10.9	20.3	ne					
		IN_ to OUT_, C <sub>L</sub> = 15pF	4.5V ≤ V <sub>DD</sub> _ ≤ 5.5V	4.3	5.6	9.4	ns ns				
			3.0V ≤ V <sub>DD</sub> _ ≤ 3.6V	4.4	6.2	10.5					
	LPHL		2.25V ≤ V <sub>DD</sub> _ ≤ 2.75V	5.1	7.3	14.1					
				ο[ - τορι				1.71V ≤ V <sub>DD</sub> _ ≤ 1.89V	7.2	10.9	21.7
Pulse Width Distortion	PWD	t <sub>PLH</sub> - t <sub>PHL</sub>			0.3	2	ns				
		4.5V ≤ V <sub>DD</sub> _	≤ 5.5V			3.7					
	t	3.0V ≤ V <sub>DD</sub> _	≤ 3.6V			4.3					
	t <sub>SPLH</sub>	2.25V ≤ V <sub>DD</sub> _ ≤ 2.75V				6					
Propagation Delay Skew		1.71V ≤ V <sub>DD</sub>	_ ≤ 1.89V			10.3	ns				
Part-to-Part (Same Channel)		4.5V ≤ V <sub>DD</sub> _	≤ 5.5V			3.8	113				
		3.0V ≤ V <sub>DD</sub> _	≤ 3.6V			4.7					
	t <sub>SPHL</sub>	2.25V ≤ V <sub>DD</sub>	2.25V ≤ V <sub>DD</sub> _ ≤ 2.75V			6.5					
		1.71V ≤ V <sub>DD</sub>	_ ≤ 1.89V			11.5					
Propagation Delay Skew Channel-to-Channel	tscslh	1.71V ≤ V <sub>DD</sub>	≤ 5.5V			1.5	na				
(Same Direction)	tscshl	1.71V ≤ V <sub>DD</sub>	_ ≤ 5.5V			1.5	ns				

## **Dynamic Characteristics MAX1443\_C/F/S/V (continued)**

 $(V_{DDA}-V_{GNDA}=1.71V\ to\ 5.5V,\ V_{DDB}-V_{GNDB}=1.71V\ to\ 5.5V,\ C_L=15pF,\ T_A=-40^{\circ}C\ to\ +125^{\circ}C,\ unless\ otherwise\ noted.\ Typical\ values\ are\ at\ V_{DDA}-V_{GNDA}=3.3V,\ V_{DDB}-V_{GNDB}=3.3V,\ V_{GNDA}=V_{GNDB},\ T_A=+25^{\circ}C,\ unless\ otherwise\ noted.)$ 

PARAMETER	SYMBOL	(	CONDITIONS	MIN	TYP	MAX	UNITS
		4.5V ≤ V <sub>DD</sub> _	≤ 5.5V			2.9	
		$3.0V \le V_{DD_{\perp}} \le 3.6V$				3.4	
	tscolh	2.25V ≤ V <sub>DD</sub>	_ ≤ 2.75V			4.9	
Propagation Delay Skew Channel-to-Channel		1.71V ≤ V <sub>DD</sub>	_ ≤ 1.89V			10.2	, no
(Opposite Direction)		4.5V ≤ V <sub>DD</sub> _	≤ 5.5V			3.2	ns
		3.0V ≤ V <sub>DD</sub> _	≤ 3.6V			3.8	
	tscohl	2.25V ≤ V <sub>DD</sub>	_ ≤ 2.75V			5.3	
		1.71V ≤ V <sub>DD</sub>	_ ≤ 1.89V			10.9	
Peak Eye Diagram Jitter	T <sub>JIT(PK)</sub>	200Mbps			90		ps
Clock Jitter RMS	T <sub>JCLK(RMS)</sub>	500kHz Clock	Input, Rising/Falling Edges		6.5		ps
	( <u>Figure 1</u> ) t <sub>R</sub>	4.5V ≤ V <sub>DD</sub> _ ≤ 5.5V				1.6	
Pigo Timo (Figuro 1)		$3.0V \le V_{DD} \le 3.6V$				2.2	ns
Rise Time (Figure 1)		$2.25 V \le V_{DD} \le 2.75 V$				3	
		1.71V ≤ V <sub>DD</sub> _ ≤ 1.89V				4.5	
		4.5V ≤ V <sub>DD</sub> _	≤ 5.5V			1.4	
Fall Time (Figure 1)	<b>+</b> _	3.0V ≤ V <sub>DD</sub> _	≤ 3.6V			2	ns ns
Fall Time ( <u>Figure 1</u> )	t <sub>F</sub>	2.25V ≤ V <sub>DD</sub>	_ ≤ 2.75V			2.8	
		1.71V ≤ V <sub>DD</sub>	_ ≤ 1.89V			5.1	
		ENA to	4.5V ≤ V <sub>DD</sub> _ ≤ 5.5V			3.5	
Enable to Data Valid	<b>t</b>	OUT_, ENB to	$3.0V \le V_{DD} \le 3.6V$			5.8	ne
Eliable to Data Valid	t <sub>EN</sub>	OUT_,	$2.25V \le V_{DD_{-}} \le 2.75V$			9.3	ns
		C <sub>L</sub> = 15pF	1.71V ≤ V <sub>DD</sub> _ ≤ 1.89V			17.4	
		ENA to	4.5V ≤ V <sub>DD</sub> _ ≤ 5.5V			6.4	
Enable to Tristate	t	OUT_,	$3.0V \le V_{DD} \le 3.6V$			9.2	ns
Litable to Histate	t <sub>TRI</sub>	ENB to OUT_,	2.25V ≤ V <sub>DD</sub> _ ≤ 2.75V			12.8	
		C <sub>L</sub> = 15pF	1.71V ≤ V <sub>DD</sub> _ ≤ 1.89V			19.4	

# **Dynamic Characteristics MAX1443\_B/E/R/U**

 $(V_{DDA}-V_{GNDA}=1.71V~to~5.5V,~V_{DDB}-V_{GNDB}=1.71V~to~5.5V,~C_L=15pF,~T_A=-40^{\circ}C~to~+125^{\circ}C,~unless~otherwise~noted.~Typical~values~are~at~V_{DDA}-V_{GNDA}=3.3V,~V_{DDB}-V_{GNDB}=3.3V,~V_{GNDA}=V_{GNDB},~T_A=+25^{\circ}C,~unless~otherwise~noted.)~(Note~2)$ 

PARAMETER	SYMBOL		CONDITIONS		TYP	MAX	UNITS
Common-Mode Transient Immunity	CMTI	IN_ = GND_	or V <sub>DD</sub> (Note 4)		50		kV/µs
Maximum Data Rate	DR <sub>MAX</sub>			25			Mbps
Minimum Pulse Width	PW <sub>MIN</sub>	IN_ to OUT_				40	ns
Glitch Rejection		IN_ to OUT_		10	17	29	ns
			4.5V ≤ V <sub>DD</sub> ≤ 5.5V	17.4	23.9	32.5	
	_	IN_ to	3.0V ≤ V <sub>DD</sub> ≤ 3.6V	17.6	24.4	33.7	1
	t <sub>PLH</sub>	OUT_, C <sub>I</sub> = 15pF	2.25V ≤ V <sub>DD</sub> ≤ 2.75V	18.3	25.8	36.7	
Propagation Delay		JE 1341	1.71V ≤ V <sub>DD</sub> ≤ 1.89V	20.7	29.6	43.5	]
(Figure 1)			$4.5V \le V_{DD} \le 5.5V$	16.9	23.4	33.6	ns
		OUI	3.0V ≤ V <sub>DD</sub> _ ≤ 3.6V	17.2	24.2	35.1	
	t <sub>PHL</sub>	C <sub>L</sub> = 15pF	$2.25V \le V_{DD} \le 2.75V$	17.8	25.4	38.2	
			1.71V ≤ V <sub>DD</sub> _ ≤ 1.89V	19.8	29.3	45.8	
Pulse Width Distortion	PWD	t <sub>PLH</sub> -t <sub>PHL</sub>			0.4	4	ns
		4.5V ≤ V <sub>DD</sub> _ ≤ 5.5V				15.1	
		3.0V ≤ V <sub>DD</sub> _	≤ 3.6V			15	ns
Propagation Delay Skew	t <sub>SPLH</sub>	2.25V ≤ V <sub>DD</sub>	_ ≤ 2.75V			15.4	
		1.71V ≤ V <sub>DD</sub>	_ ≤ 1.89V			20.5	
Part-to-Part (Same Channel)		4.5V ≤ V <sub>DD</sub> _	$4.5 \text{V} \le \text{V}_{\text{DD}} \le 5.5 \text{V}$			13.9	115
	<b>+</b>	3.0V ≤ V <sub>DD</sub> ≤ 3.6V				14.2	
	tsphl	2.25V ≤ V <sub>DD</sub> ≤ 2.75V				16	
		1.71V ≤ V <sub>DD</sub>	_ ≤ 1.89V			21.8	
Propagation Delay Skew Channel-to-Channel	tscslh	1.71V ≤ V <sub>DD</sub>	≤ 5.5V			2	200
(Same Direction)	tscshl	1.71V ≤ V <sub>DD</sub>	_ ≤ 5.5V			2	ns
		4.5V ≤ V <sub>DD</sub> _	≤ 5.5V			13.9	
		3.0V ≤ V <sub>DD</sub>	≤ 3.6V			13.7	]
	tscolh	2.25V ≤ V <sub>DD</sub>	≤ 2.75V			14.2	1
Propagation Delay Skew		1.71V ≤ V <sub>DD</sub>	 ≤ 1.89V			19.4	1
Channel-to-Channel (Opposite Direction)		4.5V ≤ V <sub>DD</sub>	 ≤ 5.5V			13	ns
		3.0V ≤ V <sub>DD</sub>	≤ 3.6V			12.9	1
	tscohl	2.25V ≤ V <sub>DD</sub>	≤ 2.75V			14.4	
		1.71V ≤ V <sub>DD</sub> ≤ 1.89V				20.1	1
Fail-Safe Delay	t <sub>FS</sub>		ay time from input data or		50		μs

## **Dynamic Characteristics MAX1443\_B/E/R/U (continued)**

 $(V_{DDA} - V_{GNDA} = 1.71 \text{V to } 5.5 \text{V}, V_{DDB} - V_{GNDB} = 1.71 \text{V to } 5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3 \text{V}, V_{DDB} - V_{GNDB} = 3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)} \text{ (Note 2)}$ 

PARAMETER	SYMBOL	(	CONDITIONS	MIN	TYP	MAX	UNITS	
Peak Eye Diagram Jitter	T <sub>JIT(PK)</sub>	25Mbps	25Mbps		250		ps	
		4.5V ≤ V <sub>DD</sub> _	≤ 5.5V			1.6		
Diag Time (Figure 4)		3.0V ≤ V <sub>DD</sub> _	≤ 3.6V			2.2		
Rise Time ( <u>Figure 1</u> )	t <sub>R</sub>	2.25V ≤ V <sub>DD</sub>	_ ≤ 2.75V			3	ns	
		1.71V ≤ V <sub>DD</sub>	_ ≤ 1.89V			4.5		
		4.5V ≤ V <sub>DD</sub> ≤ 5.	≤ 5.5V			1.4		
Fall Time (Figure 1)		3.0V ≤ V <sub>DD</sub> ≤ 3.6V				2	ns	
	t <sub>F</sub>	2.25V ≤ V <sub>DD</sub> _ ≤ 2.75V				2.8		
		1.71V ≤ V <sub>DD</sub> _ ≤ 1.89V				5.1		
		ENA to	4.5V ≤ V <sub>DD</sub> _ ≤ 5.5V			3.5		
Enable to Data Valid	<b>+</b>	OUT_,	$3.0V \le V_{DD} \le 3.6V$			5.8	ne	
Eliable to Data Valid	t <sub>EN</sub>	ENB to OUT_,	2.25V ≤ V <sub>DD</sub> _ ≤ 2.75V			9.3	ns	
		C <sub>L</sub> = 15pF	1.71V ≤ V <sub>DD</sub> _ ≤ 1.89V			17.4		
		ENA to	$4.5 \text{V} \le \text{V}_{\text{DD}} \le 5.5 \text{V}$			6.4		
Enable to Tristate	<b>+</b> .	OUT_,	$3.0V \le V_{DD} \le 3.6V$			9.2		
	t <sub>TRI</sub>	ENB to OUT_,	$2.25V \le V_{DD} \le 2.75V$			12.8	ns	
		C <sub>L</sub> = 15pF	1.71V ≤ V <sub>DD</sub> _ ≤ 1.89V			19.4		

- **Note 1:** All devices are 100% production tested at T<sub>A</sub> = +25°C. Specifications over temperature are guaranteed by design and characterization.
- Note 2: Not production tested. Guaranteed by design and characterization.
- **Note 3:** All currents into the device are positive. All currents out of the device are negative. All voltages are referenced to their respective ground (GNDA or GNDB), unless otherwise noted.
- Note 4: CMTI is the maximum sustainable common-mode voltage slew rate while maintaining the correct output. CMTI applies to both rising and falling common-mode voltage edges. Tested with the transient generator connected between GNDA and GNDB (V<sub>CM</sub> = 1000V).

### **ESD Protection**

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ESD		Human Body Model, All Pins		±4		kV




Figure 1. Test Circuit (A) and Timing Diagram (B)

## **Safety Regulatory Approvals**

#### UL

The MAX14430-MAX14432 are certified under UL1577. For more details, refer to File E351759.

Devices in narrow SOIC package are rated up to  $3750V_{\hbox{RMS}}$  isolation voltage for single protection.

Devices in QSOP package are rated up to  $3000V_{\mbox{RMS}}$  isolation voltage for single protection.

### cUL (Equivalent to CSA notice 5A)

The MAX14430–MAX14432 are certified up to  $3750V_{RMS}$  (narrow SOIC package) or  $3000V_{RMS}$  (QSOP package) for single protection. For more details, refer to File E351759.

# Four-Channel, Fast, Low-Power, 3kV<sub>RMS</sub> and 3.75kV<sub>RMS</sub> Digital Isolators

**Table 1. Narrow SOIC Insulation Characteristics** 

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNITS	
Partial Discharge Test Voltage	V <sub>PR</sub>	Method B1 = V <sub>IORM</sub> x 1.875 (t = 1s, partial discharge < 5pC)	1182	V <sub>P</sub>	
Maximum Repetitive Peak Isolation Voltage	V <sub>IORM</sub>	(Note 5)	630	V <sub>P</sub>	
Maximum Working Isolation Voltage	V <sub>IOWM</sub>	Continuous RMS voltage (Note 5)	445	V <sub>RMS</sub>	
Maximum Transient Isolation Voltage	V <sub>IOTM</sub>	t = 1s (Note 5)	6000	$V_{P}$	
Maximum Withstand Isolation Voltage	V <sub>ISO</sub>	f <sub>SW</sub> = 60Hz, duration = 60s (Note 5, 6)	3750	V <sub>RMS</sub>	
Maximum Surge Isolation Voltage	V <sub>IOSM</sub>	Basic Insulation, 1.2/50µs pulse per IEC 61000-4-5 (Note 5, 7)	10	kV	
	V <sub>IO</sub> = 500V, T <sub>A</sub> = 25°C		> 10 <sup>12</sup>		
Insulation Resistance	R <sub>IO</sub>	$V_{IO} = 500V, 100^{\circ}C \le T_{A} \le 125^{\circ}C$		Ω	
		V <sub>IO</sub> = 500V at T <sub>A</sub> = 150°C	> 10 <sup>9</sup>		
Barrier Capacitance Side A to Side B	C <sub>IO</sub>	f <sub>SW</sub> = 1MHz (Note 8)	2	pF	
Minimum Creepage Distance	CPG	Narrow SOIC	4	mm	
Minimum Clearance Distance	CLR	Narrow SOIC	4	mm	
Internal Clearance		Distance through insulation	0.015	mm	
Comparative Tracking Index	CTI	Material Group I (IEC 60112)	> 600		
Climate Category			40/125/21		
Pollution Degree (DIN VDE 0110, Table 1)			2		

# Four-Channel, Fast, Low-Power, $3kV_{RMS}$ and $3.75kV_{RMS}$ Digital Isolators

**Table 2. QSOP Insulation Characteristics** 

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNITS	
Partial Discharge Test Voltage	V <sub>PR</sub>	Method B1 = V <sub>IORM</sub> x 1.875 (t = 1s, partial discharge < 5pC)	1182	V <sub>P</sub>	
Maximum Repetitive Peak Isolation Voltage	V <sub>IORM</sub>	(Note 5)	630	V <sub>P</sub>	
Maximum Working Isolation Voltage	V <sub>IOWM</sub>	Continuous RMS voltage (Note 5)	445	V <sub>RMS</sub>	
Maximum Transient Isolation Voltage	V <sub>IOTM</sub>	t = 1s (Note 5)	4242	V <sub>P</sub>	
Maximum Withstand Isolation Voltage	V <sub>ISO</sub>	f <sub>SW</sub> = 60Hz, duration = 60s (Note 5, 6)	3000	V <sub>RMS</sub>	
Maximum Surge Isolation Voltage	V <sub>IOSM</sub>	Basic Insulation, 1.2/50µs pulse per IEC 61000-4-5 (Note 5, 7)	7.5	kV	
		V <sub>IO</sub> = 500V, T <sub>A</sub> = 25°C	> 10 <sup>12</sup>		
Insulation Resistance	R <sub>IO</sub>	V <sub>IO</sub> = 500V, 100°C ≤ T <sub>A</sub> ≤ 125°C	> 10 <sup>11</sup>	Ω	
		V <sub>IO</sub> = 500V at T <sub>A</sub> = 150°C	at T <sub>A</sub> = 150°C > 10 <sup>9</sup>		
Barrier Capacitance Side A to Side B	C <sub>IO</sub>	f <sub>SW</sub> = 1MHz (Note 8)	2	pF	
Minimum Creepage Distance	CPG	QSOP	4	mm	
Minimum Clearance Distance	CLR	QSOP	4	mm	
Internal Clearance		Distance through insulation	0.015	mm	
Comparative Tracking Index	CTI	Material Group II (IEC 60112)	> 400		
Climate Category			40/125/21		
Pollution Degree (DIN VDE 0110, Table 1)			2		

Note 8: Capacitance is measured with all pins on field-side and logic-side tied together.

Analog Devices | 13 www.analog.com

# Four-Channel, Fast, Low-Power, $3kV_{RMS}$ and $3.75kV_{RMS}$ Digital Isolators

### **Safety Limits**

Damage to the IC can result in a low-resistance path to ground or to the supply and, without current limiting, the MAX14430–MAX14432 could dissipate excessive amounts of power. Excessive power dissipation can damage the die and result in damage to the isolation barrier, potentially causing downstream issues. Table 3 shows the safety limits for the MAX14430–MAX14432.

The maximum safety temperature (T<sub>S</sub>) for the device is the 150°C maximum junction temperature specified in the <u>Absolute Maximum Ratings</u>. The power dissipation (P<sub>D</sub>) and junction-to-ambient thermal impedance ( $\theta_{JA}$ ) determine the junction temperature. Thermal impedance values ( $\theta_{JA}$  and  $\theta_{JC}$ ) are available in the <u>Package Information</u> section of the datasheet and power dissipation calculations are discussed in the <u>Calculating Power Dissipation</u> section. Calculate the junction temperature (T<sub>J</sub>) as:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$

<u>Figure 2</u> and <u>Figure 3</u> show the thermal derating curves for the safety power limiting of the devices and Figure 4




Figure 2. Thermal Derating Curve for Safety Power Limiting - Narrow SOIC

shows the thermal derating curve for the safety current limiting of the devices. Ensure that the junction temperature does not exceed 150°C.




Figure 3. Thermal Derating Curve for Safety Power Limiting - QSOP




Figure 4. Thermal Derating Curve for Safety Current Limiting


## Table 3. Safety Limiting Values for the MAX14430-MAX14432


PARAMETER	SYMBOL	TEST CONDIT	MAX	UNITS		
Safety Current on Any Pin (No Damage to Isolation Barrier)	I <sub>S</sub>	T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C	300	mA		
Total Cafety Dawer Dissination	P <sub>S</sub>	T - 450°C T - 25°C	Narrow SOIC	1667	mW	
Total Safety Power Dissipation		$T_J = 150^{\circ}C, T_A = 25^{\circ}C$	QSOP	1205		
Maximum Safety Temperature	T <sub>S</sub>			150	°C	


# Four-Channel, Fast, Low-Power, 3kV<sub>RMS</sub> and 3.75kV<sub>RMS</sub> Digital Isolators


## **Typical Operating Characteristics**


 $(V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_A = +25$ °C, unless otherwise noted.)



























## **Typical Operating Characteristics (continued)**


 $(V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_A = +25$ °C, unless otherwise noted.)



























## **Typical Operating Characteristics (continued)**

 $(V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_{A} = +25$ °C, unless otherwise noted.)
























# **Pin Configurations**




# Four-Channel, Fast, Low-Power, 3kV<sub>RMS</sub> and 3.75kV<sub>RMS</sub> Digital Isolators

# **Pin Description**

NAME		Pl	N	FUNCTION	
NAME	MAX14430	MAX14431B/C/E/F	MAX14431R/S/U/V	MAX14432	FUNCTION
$V_{DDA}$	1	1	1	1	Power Supply. Bypass V <sub>DDA</sub> with a 0.1µF ceramic capacitor as close as possible to the pin.
GNDA	2, 8	2, 8	2, 8	2, 8	Ground Reference for Side A
IN1	3	3	3	3	Logic Input 1 on Side A. Corresponds to Logic Output 1 on Side B.
IN2	4	4	4	4	Logic Input 2 on Side A. Corresponds to Logic Output 2 on Side B.
IN3	5	5	5	12	Logic Input 3 on Side A or B. Corresponds to Logic Output 3 on Side B or A.
IN4	6	11	11	11	Logic Input 4 on Side A or B. Corresponds to Logic Output 4 on Side B or A.
I.C.	7	_	_	_	Internally Connected. Leave unconnected or connect to GNDA or V <sub>DDA</sub> .
ENA	_	7	_	7	Active-High Enable for Side A. ENA has an internal 5μA pullup to V <sub>DDA</sub> .
ENA	_	_	7	_	Active-Low Enable for Side A. ENA has an internal 5μA pullup to V <sub>DDA</sub> .
OUT1	14	14	14	14	Logic Output 1 on Side B
OUT2	13	13	13	13	Logic Output 2 on Side B
OUT3	12	12	12	5	Logic Output 3 on Side A or Side B
OUT4	11	6	6	6	Logic Output 4 on Side A or Side B
ENB	10	10	10	10	Active-High Enable for Side B. ENB has an internal 5µA pullup to V <sub>DDB</sub> .
GNDB	9, 15	9, 15	9, 15	9, 15	Ground Reference for Side B
V <sub>DDB</sub>	16	16	16	16	Power Supply. Bypass V <sub>DDB</sub> with a 0.1µF ceramic capacitor as close as possible to the pin.

# **Functional Diagram**



# Four-Channel, Fast, Low-Power, 3kV<sub>RMS</sub> and 3.75kV<sub>RMS</sub> Digital Isolators

### **Detailed Description**

The MAX14430–MAX14432 are a family of 4-channel digital isolators. The MAX14430–MAX14432 have an isolation rating of 3kV<sub>RMS</sub> (QSOP package) or 3.75kV<sub>RMS</sub> (narrow SOIC package) for 60 seconds. The MAX14430–MAX14432 family offers all three possible unidirectional channel configurations to accommodate any 4-channel design, including SPI, RS-232, RS-485, and digital I/O applications. For applications requiring bidirectional channels, such as I<sup>2</sup>C, see the MAX14933 and MAX14937.

The MAX14430 features four channels transferring digital signals in one direction for applications such as isolated digital I/O. The MAX14431 has three channels transmitting data in one direction and one channel transmitting in the opposite direction, making it ideal for applications such as isolated SPI and RS-485 communication. The MAX14432 provides further design flexibility with two channels in each direction for isolated RS-232 or other applications.

Devices are available either in the 16-pin narrow-body SOIC package and are rated for up to 3.75kV<sub>RMS</sub>, or in the 16-pin QSOP package and are rated for up to 3kV<sub>RMS</sub>. This family of digital isolators offers low-power operation, high electromagnetic interference (EMI) immunity, and stable temperature performance through Maxim's proprietary process technology. The devices isolate different ground domains and block high-voltage/high-current transients from sensitive or human interface circuitry.

Devices are available with a maximum data rate of either 25Mbps (B/E/R/U versions) or 200Mbps (C/F/S/V versions). Each device can be ordered with default-high or default-low outputs. The default is the state the output assumes when the input is not powered or if the input is open circuit. The devices have two supply inputs ( $V_{DDA}$  and  $V_{DDB}$ ) that independently set the logic levels on either side of

the device.  $V_{DDA}$  and  $V_{DDB}$  are referenced to GNDA and GNDB, respectively. The MAX14430–MAX14432 family also features a refresh circuit to ensure output accuracy when an input remains in the same state indefinitely.

### **Digital Isolation**

The MAX14430–MAX14432 family provides galvanic isolation for digital signals that are transmitted between two ground domains. Two isolation ratings are available in two different package options. The devices in the narrow-body SOIC package withstand differences of up to 3.75kV<sub>RMS</sub> for up to 60 seconds, and up to 630V<sub>PEAK</sub> of continuous isolation. The devices in the QSOP package withstand differences of up to 3kV<sub>RMS</sub> for up to 60 seconds, and up to 630V<sub>PEAK</sub> of continuous isolation. See the *Ordering Information* and *Product Selector Guide* for suffixes associated with each option.

#### Level-Shifting

The wide supply voltage range of both  $V_{DDA}$  and  $V_{DDB}$  allows the MAX14430–MAX14432 family to be used for level translation in addition to isolation.  $V_{DDA}$  and  $V_{DDB}$  can be independently set to any voltage from 1.71V to 5.5V. The supply voltage sets the logic level on the corresponding side of the isolator.

#### **Unidirectional Channels**

Each channel of the MAX14430–MAX14432 is unidirectional; it only passes data in one direction, as indicated in the functional diagram. Each device features four unidirectional channels that operate independently with guaranteed data rates from DC up to 25Mbps (B/E/R/U versions), or from DC to 200Mbps (C/F/S/V versions). The output driver of each channel is push-pull, eliminating the need for pullup resistors. The outputs are able to drive both TTL and CMOS logic inputs.

# Four-Channel, Fast, Low-Power, $3kV_{RMS}$ and $3.75kV_{RMS}$ Digital Isolators

### Startup and Undervoltage-Lockout

The  $V_{DDA}$  and  $V_{DDB}$  supplies are both internally monitored for undervoltage conditions. Undervoltage events can occur during power-up, power-down, or during normal operation due to a sagging supply voltage.

When an undervoltage condition is detected on either supply while the outputs are enabled, all outputs go to their default states regardless of the state of the inputs (Table 4 and Table 5). Figure 5 through Figure 8 show the behavior of the outputs during power-up and power-down.

Table 4. MAX1443\_B/C/E/F Output Behavior During Undervoltage Conditions

V <sub>IN</sub> _	V <sub>DDA</sub>	V <sub>DDB</sub>	ENA	ENB	V <sub>OUTA</sub>	V <sub>OUTB</sub>
4	Deverad		1	1	1	1
'	Powered	Powered	0	0	Hi-Z	Hi-Z
0	Deverad	Powered	1	1	0	0
0	Powered		0	0	Hi-Z	Hi-Z
X	Lindomialtaga	Powered	1	1	Default	Default
^	Undervoltage		0	0	Hi-Z	Hi-Z
Х	Powered	Undervoltage	1	1	Default	Default
			0	0	Hi-Z	Hi-Z

Table 5. MAX14431R/S/U/V Output Behavior During Undervoltage Conditions

V <sub>IN</sub> _	V <sub>DDA</sub>	V <sub>DDB</sub>	ENA	ENB	V <sub>OUTA</sub>	V <sub>OUTB</sub>
1	Doworod	Powered	0	1	1	1
'	Powered		1	0	Hi-Z	Hi-Z
0	0 Powered	Powered	0	1	0	0
0			1	0	Hi-Z	Hi-Z
X	l la demielte de	Dawarad	0	1	Default	Default
^	Undervoltage	Powered	1	0	Hi-Z	Hi-Z
Х	Powered	Undervoltage	0	1	Default	Default
			1	0	Hi-Z	Hi-Z

# Four-Channel, Fast, Low-Power, $3kV_{RMS}$ and $3.75kV_{RMS}$ Digital Isolators




Figure 5. Undervoltage Lockout Behavior (MAX1443\_B/C/R/S High)




Figure 6. Undervoltage Lockout Behavior (MAX1443\_E/F/U/V High)




Figure 7. Undervoltage Lockout Behavior (MAX1443\_B/C/R/S Low)




Figure 8. Undervoltage Lockout Behavior (MAX1443\_E/F/U/V Low)

# Four-Channel, Fast, Low-Power, 3kV<sub>RMS</sub> and 3.75kV<sub>RMS</sub> Digital Isolators

## **Applications Information**

### **Power-Supply Sequencing**

The MAX14430–MAX14432 do not require special power supply sequencing. The logic levels are set independently on either side by  $V_{DDA}$  and  $V_{DDB}$ . Each supply can be present over the entire specified range regardless of the level or presence of the other supply.

#### **Power-Supply Decoupling**

To reduce ripple and the chance of introducing data errors, bypass  $V_{DDA}$  and  $V_{DDB}$  with 0.1µF low-ESR ceramic capacitors to GNDA and GNDB, respectively. Place the bypass capacitors as close to the power supply input pins as possible.

### SUPPLY CURRENT PER INPUT CHANNEL vs. DATA RATE 2.4 2.0 SUPPLY CURRENT (mA) 1.6 1.2 0.8 $V_{DD} = 1.8V$ V<sub>DD</sub>\_ = 2.5V $V_{DD_{-}} = 3.3V$ 0.4 $V_{DD}^{-} = 5.0V$ 0.0 25 50 75 100 125 150 175 200 DATA RATE (Mbps)

Figure 9. Supply Current Per Input Channel (Estimated)

### **Layout Considerations**

The PCB designer should follow some critical recommendations in order to get the best performance from the design.

- Keep the input/output traces as short as possible.
   To keep signal paths low-inductance, avoid using vias.
- Have a solid ground plane underneath the highspeed signal layer.
- Keep the area underneath the MAX14430–MAX14432 free from ground and signal planes. Any galvanic or metallic connection between the field-side and logicside defeats the isolation.




Figure 10. Supply Current Per Output Channel (Estimated)

### **Calculating Power Dissipation**

The required current for a given supply (V<sub>DDA</sub> or V<sub>DDB</sub>) can be estimated by summing the current required for each channel. The supply current for a channel depends on whether the channel is an input or an output, the channel's data rate, and the capacitive or resistive load if it is an output. The typical current for an input or output at any data rate can be estimated from the graphs in <a href="Figure 9">Figure 9</a> and <a href="Figure 9">Figure 9</a> and <a href="Figure 10">Figure 10</a> are extrapolated from the supply current measurements in a typical operating condition.

The total current for a single channel is the sum of the "no load" current (shown in Figure 9 and Figure 10) which is a function of Voltage and Data Rate, and the "load current," which depends on the type of load. Current into a capacitive load is a function of the load capacitance, the switching frequency, and the supply voltage.

where

 $I_{CL}$  is the current required to drive the capacitive load.  $C_L$  is the load capacitance on the isolator's output pin.  $f_{SW}$  is the switching frequency (bits per second/2).

V<sub>DD</sub> is the supply voltage on the output side of the isolator. Current into a resistive load depends on the load resistance, the supply voltage and the average duty cycle of the data waveform. The DC load current can be conservatively estimated by assuming the output is always high.

$$I_{RL} = V_{DD} \div R_{L}$$

where

 $I_{RL}$  is the current required to drive the resistive load.  $V_{DD}$  is the supply voltage on the output side of the isolator.  $R_L$  is the load resistance on the isolator's output pin.

**Example** (shown in Figure 11): A MAX14431F is operating with  $V_{DDA} = 2.5V$ ,  $V_{DDB} = 3.3V$ , channel 1 operating at 20Mbps with a 10pF capacitive load, channel 2 held high with a 10kΩ resistive load, and channel 4 operating at 100Mbps with a 15pF capacitive load. Channel 3 is not in use and the resistive load is negligible since the isolator is driving a CMOS input. Refer to Table 6 and Table 7 for  $V_{DDA}$  and  $V_{DDB}$  supply current calculation worksheets.

#### **V<sub>DDA</sub>** must supply:

- Channel 1 is an input channel operating at 2.5V and 20Mbps, consuming 0.33mA, estimated from Figure 9.
- Channel 2 and 3 are input channels operating at 2.5V with DC signal, consuming 0.13mA, estimated from Figure 9.
- Channel 4 is an output channel operating at 2.5V and 100Mbps, consuming 1.02mA, estimated from Figure 10.
- I<sub>CL</sub> on channel 4 for 15pF capacitor at 2.5V and 100Mbps is 1.875mA.

Total current for side A =  $0.33 + 0.13 \times 2 + 1.02 + 1.875 = 3.485$ mA, typical

### V<sub>DDB</sub> must supply:

- Channel 1 is an output channel operating at 3.3V and 20Mbps, consuming 0.42mA, estimated from Figure 10.
- Channel 2 and 3 are output channels operating at 3.3V with DC signal, consuming 0.18mA, estimated from Figure 10.
- Channel 4 is an input channel operating at 3.3V and 100Mbps, consuming 1.13mA, estimated from Figure 9.
- I<sub>CL</sub> on channel 1 for 10pF capacitor at 3.3V and 20Mbps is 0.33mA.
- I<sub>RL</sub> on channel 2 for 10kΩ resistor held at 3.3V is 0.33mA.

Total current for side B =  $0.42 + 0.18 \times 2 + 1.13 + 0.33 + 0.33 = 2.57$ mA, typical

Table 6. Side A Supply Current Calculation Worksheet

SIDE A		V <sub>DDA</sub> = 2.5V						
Channel	IN/ OUT	Data Rate (Mbps)	Load Type	Load	"No Load" Current (mA)	Load Current (mA)		
1	IN	20			0.33			
2	IN	0			0.13			
3	IN	0			0.13			
4	OUT	100	Capacitive	15pF	1.02	2.5V x 50MHz x 15pF = 1.875mA		
	Total: 3.485mA							

**Table 7. Side B Supply Current Calculation Worksheet** 

SIDE B		V <sub>DDB</sub> = 3.3V							
Channel	IN/ OUT	Data Rate (Mbps)	Load Type	Load	"No Load" Current (mA)	Load Current (mA)			
1	OUT	20	Capacitive	10pF	0.42	3.3V x 10MHz x 10pF = 0.33mA			
2	OUT	0	Resistive	10kΩ	0.18	$3.3V / 10k\Omega = 0.33mA$			
3	OUT	0			0.18				
4	IN	100			1.13				
	Total: 2.57mA								






Figure 11. Example Circuit for Supply Current Calculation


# **Typical Application Circuits**




# **Typical Application Circuits (continued)**



# **Typical Application Circuits (continued)**



## **Product Selector Guide**



## **Ordering Information**

PART	CHANNEL CONFIGU- RATION	DATA RATE (Mbps)	DEFAULT OUTPUT	ENA Polarity	ISOLATION VOLTAGE (kV <sub>RMS</sub> )	TEMP RANGE (°C)	PIN-PACKAGE
MAX14430BASE+*	4/0	25	Default High	Active-High	3.75	-40 to +125	16 Narrow SOIC
MAX14430CASE+	4/0	200	Default High	Active-High	3.75	-40 to +125	16 Narrow SOIC
MAX14430EAEE+	4/0	25	Default Low	Active-High	3	-40 to +125	16 QSOP
MAX14430EASE+*	4/0	25	Default Low	Active-High	3.75	-40 to +125	16 Narrow SOIC
MAX14430FASE+*	4/0	200	Default Low	Active-High	3.75	-40 to +125	16 Narrow SOIC
MAX14431BASE+*	3/1	25	Default High	Active-High	3.75	-40 to +125	16 Narrow SOIC
MAX14431CAEE+	3/1	200	Default High	Active-High	3	-40 to +125	16 QSOP
MAX14431CASE+*	3/1	200	Default High	Active-High	3.75	-40 to +125	16 Narrow SOIC
MAX14431EASE+*	3/1	25	Default Low	Active-High	3.75	-40 to +125	16 Narrow SOIC
MAX14431FASE+	3/1	200	Default Low	Active-High	3.75	-40 to +125	16 Narrow SOIC
MAX14431RASE+*	3/1	25	Default High	Active-Low	3.75	-40 to +125	16 Narrow SOIC
MAX14431SASE+*	3/1	200	Default High	Active-Low	3.75	-40 to +125	16 Narrow SOIC
MAX14431UASE+*	3/1	25	Default Low	Active-Low	3.75	-40 to +125	16 Narrow SOIC
MAX14431VASE+*	3/1	200	Default Low	Active-Low	3.75	-40 to +125	16 Narrow SOIC
MAX14432BASE+*	2/2	25	Default High	Active-High	3.75	-40 to +125	16 Narrow SOIC
MAX14432CASE+*	2/2	200	Default High	Active-High	3.75	-40 to +125	16 Narrow SOIC
MAX14432EASE+*	2/2	25	Default Low	Active-High	3.75	-40 to +125	16 Narrow SOIC
MAX14432FASE+	2/2	200	Default Low	Active-High	3.75	-40 to +125	16 Narrow SOIC

<sup>\*</sup>Future Product—Contact Maxim for availability.

# **Chip Information**

PROCESS: BICMOS

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

# Four-Channel, Fast, Low-Power, $3 kV_{RMS}$ and $3.75 kV_{RMS}$ Digital Isolators

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	11/17	Initial release	_
1	11/17	Updated Benefits and Features section, Electrical Characteristics table, Typical Operating Characteristics section, Table 3, and Typical Operating Circuit	1, 5, 6, 9, 11, 12,
2	3/19	Updated General Description, Benefits and Features, Absolute Maximum Ratings, Electrical Characteristics, Safety Regulatory Approvals, Detailed Description, and Digital Isolation sections; renumbered Electrical Characteristics notes; added Table 2 and renumbered subsequent tables; replaced the Pin Configuration and Functional Diagram	1–2, 6, 8–10, 14, 16–17, 25
3	7/19	Updated the Safety and Regulatory Approvals table and Table 2	11–12
4	7/20	Removed future product designation from MAX14431CAEE+ in the <i>Ordering Information</i> table	28
5	11/20	Updated the General Description, Dynamic Characteristics MAX1443_C/F/S/V, Dynamic Characteristics MAX1443_B/E/R/U, Detailed Description, Layout Considerations, Typical Operating Circuits, and Product Selector Guide sections; added the Safety Limits section; added new Table 3 and renumbered subsequent figures; added new Figures 2–4 and renumbered subsequent figures; replaced TOC02, TOC04, TOC06, TOC09, TOC10, TOC13–TOC14, and TOC17–TOC18; replaced Figures 9–10	1, 8, 10, 13, 19, 22, 25–28
6	8/21	Updated General Description section, Table 2, and Ordering Information table	1, 13, 30

