



DAC7611

12-Bit Serial Input DIGITAL-TO-ANALOG CONVERTER

FEATURES

- LOW POWER: 2.5mW
- FAST SETTLING: 7µs to 1 LSB
- 1mV LSB WITH 4.095V FULL-SCALE RANGE
- COMPLETE WITH REFERENCE
- 12-BIT LINEARITY AND MONOTONICITY OVER INDUSTRIAL TEMP RANGE
- ASYNCHRONOUS RESET TO 0V
- 3-WIRE INTERFACE: Up to 20MHz Clock
- ALTERNATE SOURCE TO DAC8512

APPLICATIONS


- PROCESS CONTROL
- DATA ACQUISITION SYSTEMS
- CLOSED-LOOP SERVO-CONTROL
- PC PERIPHERALS
- PORTABLE INSTRUMENTATION

DESCRIPTION

The DAC7611 is a 12-bit digital-to-analog converter (DAC) with guaranteed 12-bit monotonicity performance over the industrial temperature range. It requires a single +5V supply and contains an input shift register, latch, 2.435V reference, DAC, and high speed rail-to-rail output amplifier. For a full-scale step, the output will settle to 1 LSB within 7 μ s. The device consumes 2.5mW (0.5mA at 5V).

The synchronous serial interface is compatible with a wide variety of DSPs and microcontrollers. Clock (CLK), serial data in (SDI), and load strobe ($\overline{\text{LD}}$) comprise the serial interface. In addition, two control pins provide a chip select ($\overline{\text{CS}}$) function and an asynchronous clear ($\overline{\text{CLR}}$) input. The $\overline{\text{CLR}}$ input can be used to ensure that the DAC7611 output is 0V on power-up or as required by the application.

The DAC7611 is available in an 8-lead SOIC or 8-pin plastic DIP package and is fully specified over the industrial temperature range of -40° C to $+85^{\circ}$ C.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

© 1997 Burr-Brown Corporation

SPECIFICATIONS

ELECTRICAL

At T_A = –40°C to +85°C, and V_{DD} = +5V, unless otherwise noted.

		0	AC7611P,	U	DA	C7611PB,	UB	
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
ACCURACY Resolution Relative Accuracy ⁽¹⁾ Differential Nonlinearity Zero-Scale Error	Guaranteed Monotonic Code 000 _H	12 -2 -1 -1	±1/2 ±1/2 +1	+2 +1 +3	* -1 -1 *	±1/4 ±1/4 <i>*</i>	+1 +1 *	Bits LSB LSB LSB
Full Scale Voltage	Code FFF _H	4.079	4.095	4.111	4.087	4.095	4.103	V
ANALOG OUTPUT Output Current Load Regulation Capacitive Load Short Circuit Current Short Circuit Duration	$\begin{array}{l} \mbox{Code 800_H}\\ \mbox{R}_{LOAD} \geq 402\Omega, \mbox{ Code 800_H}\\ \mbox{ No Oscillation}\\ \mbox{GND or V_{DD}} \end{array}$	±5	±7 1 500 ±70 Indefinite	3	*	* * * *	*	mA LSB pF mA
DIGITAL INPUT Data Format Data Coding Logic Family Logic Levels		s	Serial traight Bina	ry		* * *		
V _{IH} V _{IL} I _{IH}		2.4		0.8 ±10 ±10	*		* * *	V V μΑ μΑ
$\begin{array}{l} \textbf{DYNAMIC PERFORMANCE}\\ \text{Settling Time}^{(2)}\left(t_{S}\right)\\ \text{DAC Glitch}\\ \text{Digital Feedthrough} \end{array}$	To ±1 LSB of Final Value		7 15 2			* * *		μs nV-s nV-s
POWER SUPPLY V _{DD} I _{DD} Power Dissipation Power Supply Sensitivity	$\label{eq:VIH} \begin{split} V_{IH} &= 5V, V_{IL} = 0V, \text{No Load, at Code } 000_{H} \\ V_{IH} &= 5V, V_{IL} = 0V, \text{No Load} \\ \Delta V_{DD} &= \pm 5\% \end{split}$	+4.75	+5.0 0.5 2.5 0.001	+5.25 1 5 0.004	*	* * * *	* * * *	V mA mW %/%
TEMPERATURE RANGE Specified Performance		-40		+85	*		*	°C


* Same specification as for DAC7611P, U.

NOTES: (1) This term is sometimes referred to as Linearity Error or Integral Nonlinearity (INL). (2) Specification does not apply to negative-going transitions where the final output voltage will be within 3 LSBs of ground. In this region, settling time may be double the value indicated.


The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



PIN CONFIGURATION



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS(1)

V _{DD} to GND	–0.3V to 6V
Digital Inputs to GND	0.3V to V _{DD} + 0.3V
V _{OUT} to GND	$-0.3V$ to V_{DD} + 0.3V
Power Dissipation	325mW
Thermal Resistance, θ_{JA}	150°C/W
Maximum Junction Temperature	+150°C
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

NOTE: (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.

PACKAGE/ORDERING INFORMATION

PIN DESCRIPTION

PIN	LABEL	DESCRIPTION
1	V _{DD}	Power Supply
2	CS	Chip Select (active LOW).
3	CLK	Synchronous Clock for the Serial Data Input.
4	SDI	Serial Data Input. Data is clocked into the internal serial register on the rising edge of CLK.
5	LD	Loads the Internal DAC Register. NOTE: The DAC register is a transparent latch and is transparent when $\overline{\text{LD}}$ is LOW (regardless of the state of $\overline{\text{CS}}$ or CLK).
6	CLR	Asynchronous Input to Clear the DAC Register. When $\overrightarrow{\text{CLR}}$ is strobbed LOW, the DAC register is set to $\text{000}_{\rm H}$ and the output voltage to 0V.
7	GND	Ground
8	V _{OUT}	Voltage Output. Fixed output voltage range of approximately 0V to 4.095V (1mV/LSB). The internal reference maintains this output range over time, temperature, and power supply variations (within the values defined in the specifications section).

ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


PRODUCT	MINIMUM RELATIVE ACCURACY (LSB)	DIFFERENTIAL NONLINEARITY (LSB)	SPECIFICATION TEMPERATURE RANGE	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾	ORDERING NUMBER ⁽²⁾	TRANSPORT MEDIA
DAC7611P	±2	±1	-40°C to +85°C	8-Pin DIP	006	DAC7611P	Rails
DAC7611U	<u>+2</u>	±1	-40°C to +85°C	8-Lead SOIC	182	DAC7611U	Rails
"	"	"	"	"	"	DAC7611U/2K5	Tape and Reel
DAC7611PB	±1	±1	-40°C to +85°C	8-Pin DIP	006	DAC7611PB	Rails
DAC7611UB "	±1 "	±1 "	–40°C to +85°C "	8-Lead SOIC "	182 "	DAC7611UB DAC7611UB/2K5	Rails Tape and Reel

NOTES: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book. (2) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "DAC7611/2K5" will get a single 2500-piece Tape and Reel. For detailed Tape and Reel mechanical information, refer to Appendix B of Burr-Brown IC Data Book.




DAC7611


EQUIVALENT INPUT LOGIC






TIMING DIAGRAMS







LOGIC TRUTH TABLE

CS ⁽¹⁾	CLK ⁽¹⁾	CLR	LD	SERIAL SHIFT REGISTER	DAC REGISTER
н	Х	Н	н	No Change	No Change
L	L	н	н	No Change	No Change
L	н	н	н	No Change	No Change
L	↑	н	н	Advanced One Bit	No Change
↑	L	н	н	Advanced One Bit	No Change
H ⁽²⁾	Х	н	\downarrow	No Change	Changes to Value of Serial Shift Register
H ⁽²⁾	X	н	L(3)	No Change	Transparent
н	Х	L	Х	No Change	Loaded with 000 _H
н	Х	Ŷ	н	No Change	Latched with 000 _H
↑ Pos	itive Loo	gic Trans	sition; 🗸	Negative Logic Tran	sition; X = Don't Care.

NOTES: (1) \overline{CS} and CLK are interchangeable. (2) A HIGH value is suggested in order to avoid to "false clock" from advancing the shift register and changing the DAC voltage. (3) If data is clocked into the serial register while \overline{LD} is LOW, the DAC output voltage will change, reflecting the current value of the serial shift register.

TIMING SPECIFICATIONS

 T_{A} = –40°C to +85°C and V_{DD} = +5V.


SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t _{CH}	Clock Width HIGH	30			ns
t _{CL}	Clock Width LOW	30			ns
t _{LDW}	Load Pulse Width	20			ns
t _{DS}	Data Setup	15			ns
t _{DH}	Data Hold	15			ns
t _{CLRW}	Clear Pulse Width	30			ns
t _{LD1}	Load Setup	15			ns
t _{LD2}	Load Hold	10			ns
t _{CSS}	Select	30			ns
t _{CSH}	Deselect	20			ns


NOTE: All input control signals are specified with $t_R = t_F = 5ns(10\% tb 90\% of +5V)$ and timed from a voltage level of 1.6V. These parameters are guaranteed by design and are not subject to production testing.





TYPICAL PERFORMANCE CURVES


At T_{A} = +25°, and V_{DD} = 5V, unless otherwise specified.



















TYPICAL PERFORMANCE CURVES (CONT)

At $T_A = +25^\circ$, and $V_{DD} = 5V$, unless otherwise specified.







MIDSCALE GLITCH PERFORMANCE




LD

1V/div





7





DAC7611





TYPICAL PERFORMANCE CURVES (CONT)

At T_A = +25°, and V_{DD} = 5V, unless otherwise specified.











TOTAL UNADJUSTED ERROR HISTOGRAM









TYPICAL PERFORMANCE CURVES (CONT)

At T_A = +25°, and V_{DD} = 5V, unless otherwise specified.







OPERATION

The DAC7611 is a 12-bit digital-to-analog converter (DAC) complete with a serial-to-parallel shift register, DAC register, laser-trimmed 12-bit DAC, on-board reference, and a rail-to-rail output amplifier. Figure 1 shows the basic operation of the DAC7611.

INTERFACE

Figure 1 shows the basic connection between a microcontroller and the DAC7611. The interface consists of a serial clock (CLK), serial data (SDI), and a load strobe signal ($\overline{\text{LD}}$). In addition, a chip select ($\overline{\text{CS}}$) input is available to enable serial communication when there are multiple serial devices. The data format is Straight Binary and is loaded MSB-first into the shift registers. An asynchronous

DAC7611 Full-Scale Range = 4.095V Least Significant Bit = 1mV									
DIGITAL INPUT CODE ANALOG OUTPUT STRAIGHT BINARY (V) DESCRIPTION									
FFF _H 801 _H 800 _H 7FF _H 000 _H	+4.095 +2.049 +2.048 +2.047 0	Full Scale Midscale + 1 LSB Midscale Midscale – 1 LSB Zero Scale							

 TABLE I. Digital Input Code and Corresponding Ideal

 Analog Output.




FIGURE 1. Basic Operation of the DAC7611.

clear input (CLR) is provided to simplify start-up or periodic resets. Table I shows the relationship between input code and output voltage.

The digital data into the DAC7611 is double-buffered. This means that new data can be entered into the DAC without disturbing the old data and the analog output of the converter. At some point after the data has been entered into the serial shift register, this data can be transferred into the DAC register. This transfer is accomplished with a HIGH to LOW transition of the \overline{LD} pin. However, the \overline{LD} pin makes the DAC register transparent. If new data is shifted into the shift register while \overline{LD} is LOW, the DAC output voltage will change as each new bit is entered. To prevent this, \overline{LD} must be returned HIGH prior to shifting in new serial data.

At any time, the contents of the DAC register can be set to $000_{\rm H}$ (analog output equals 0V) by taking the $\overline{\rm CLR}$ input LOW. The DAC register will remain at this value until $\overline{\rm CLR}$ is returned HIGH and $\overline{\rm LD}$ is taken LOW to allow the contents of the shift register to be transferred to the DAC register. If $\overline{\rm LD}$ is LOW when $\overline{\rm CLR}$ is taken LOW, the DAC register will be set to $000_{\rm H}$ and the analog output driven to 0V. When $\overline{\rm CLR}$ is returned HIGH, the DAC register will be set to the current value in the serial shift register and the analog output will respond accordingly.

DIGITAL-TO-ANALOG CONVERTER

The internal DAC section is a 12-bit voltage output device that swings between ground and the internal reference voltage. The DAC is realized by a laser-trimmed R-2R ladder network which is switched by N-channel MOSFETs. The DAC output is internally connected to the rail-to-rail output operational amplifier.

OUTPUT AMPLIFIER

A precision, low-power amplifier buffers the output of the DAC section and provides additional gain to achieve a 0 to 4.095V range. The amplifier has low offset voltage, low noise, and a set gain of 1.682V/V (4.095/2.435). See Figure 2 for an equivalent circuit schematic of the analog portion of the DAC7611.




FIGURE 2. Simplified Schematic of Analog Portion.



The output amplifier has a $7\mu s$ typical settling time to ± 1 LSB of the final value. Note that there are differences in the settling time for negative-going signals versus positive-going signals.

The rail-to-rail output stage of the amplifier provides the full-scale range of 0V to 4.095V while operating on a supply voltage as low as 4.75V. In addition to its ability to drive resistive loads, the amplifier will remain stable while driving capacitive loads of up to 500pF. See Figure 3 for an equivalent circuit schematic of the amplifier's output driver and the Typical Performance Curves section for more information regarding settling time, load driving capability, and output noise.




FIGURE 3. Simplified Driver Section of Output Amplifier.

POWER SUPPLY

A BiCMOS process and careful design of the bipolar and CMOS sections of the DAC7611 result in a very low power device. Bipolar transistors are used where tight matching and low noise are needed to achieve analog accuracy, and CMOS transistors are used for logic, switching functions and for other low power stages.

If power consumption is critical, it is important to keep the logic levels on the digital inputs (SDI, CLK, \overline{CS} , \overline{LD} , \overline{CLR}) as close as possible to either V_{DD} or ground. This will keep the CMOS inputs (see "Supply Current vs Logic Input Voltages" in the Typical Performance Curves) from shunting current between V_{DD} and ground. Thus, CMOS logic levels rather than TTL logic levels, are strongly recommended for driving the DAC7611.

The DAC7611 power supply should be bypassed as shown in Figure 1. The bypass capacitors should be placed as close to the device as possible, with the 0.1uF capacitor taking priority in this regard. The Power Supply Rejection vs Frequency graph in the Typical Performance Curves section shows the PSRR performance of the DAC7611. This should be taken into account when using switching power supplies or DC/DC converters.

In addition to offering guaranteed performance with V_{DD} in the 4.75V to 5.25V range, the DAC7611 will operate with reduced performance down to 4.5V. Operation between 4.5V and 4.75V will result in longer settling time, reduced performance, and current sourcing capability. Consult the V_{DD} vs Load Current graph in the Typical Performance Curves section for more information.

APPLICATIONS

POWER AND GROUNDING

The DAC7611 can be used in a wide variety of situations from low power, battery operated systems to large-scale industrial process control systems. In addition, some applications require better performance than others, or are particularly sensitive to one or two specific parameters. This diversity makes it difficult to define definite rules to follow concerning the power supply, bypassing, and grounding. The following discussion must be considered in relation to the desired performance and needs of the particular system.

A precision analog component requires careful layout, adequate bypassing, and a clean, well-regulated power supply. As the DAC7611 is a single-supply, +5V component, it will often be used in conjunction with digital logic, microcontrollers, microprocessors, and digital signal processors. The more digital logic present in the design and the higher the switching speed, the more difficult it will be to achieve good performance.

Because the DAC7611 has a single ground pin, all return currents, including digital and analog return currents, must flow through this pin. The GND pin is also the ground reference point for the internal bandgap reference. Ideally, GND would be connected directly to an analog ground plane. This plane would be separate from the ground connection for the digital components until they are connected at the power entry point of the system (see Figure 4).

The power applied to V_{DD} should be well regulated and lownoise. Switching power supplies and DC/DC converters will often have high-frequency glitches or spikes riding on the output voltage. In addition, digital components can create similar high frequency spikes as their internal logic switches states. This noise can easily couple into the DAC output voltage through various paths between V_{DD} and V_{OUT} .

DAC7611



As with the GND connection, V_{DD} should be connected to a +5V power supply plane or trace that is separate from the connection for digital logic until they are connected at the power entry point. In addition, the 10µF and 0.1µF capacitors shown in Figure 4 are strongly recommended and should be installed as close to V_{DD} and ground as possible. In some situations, additional bypassing may be required such as a 100µF electrolytic capacitor or even a "Pi" filter made up of inductors and capacitors—all designed to essentially lowpass filter the +5V supply, removing the high frequency noise (see Figure 4).

OFFSET ERROR MEASUREMENT

As with most DACs, the DAC7611 can have an offset error (or zero scale error) which is either negative or positive. If the error is positive, the output voltage for an input code of $000_{\rm H}$ will be greater than 0V. If the error is negative, the output voltage is below 0V. However, since the DAC7611 is a single-supply device and cannot swing below ground, the output voltage will be 0V, giving the impression that the offset error is zero.

Since measuring the offset error on a DAC is such a common task, a method is needed to reliably measure the offset error of the DAC7611. This can easily be done as shown in Figure 5. The resistor between V_{OUT} and a negative voltage provides the output amplifier some ability to swing below ground.




FIGURE 4. Suggested Power and Ground Connections for a DAC7611 Sharing a +5V Supply with a Digital System.




FIGURE 5. Offset Error Measurement Circuit.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DAC7611P	NRND	PDIP	Р	8	50	RoHS & Green	(6) Call TI	N / A for Pkg Type	-40 to 85	DAC7611P	
DAC7611PB	NRND	PDIP	Р	8	50	RoHS & Green	Call TI	N / A for Pkg Type	-40 to 85	DAC7611P B	
DAC7611U	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	DAC 7611U	Samples
DAC7611U/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	DAC 7611U	Samples
DAC7611UB	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	DAC 7611U	Samples
DAC7611UB/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	DAC 7611U	Samples
DAC7611UB/2K5G4	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	DAC 7611U	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nomina	<u> </u>											
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC7611U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
DAC7611UB/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

9-Aug-2022



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC7611U/2K5	SOIC	D	8	2500	356.0	356.0	35.0
DAC7611UB/2K5	SOIC	D	8	2500	356.0	356.0	35.0

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
DAC7611P	Р	PDIP	8	50	506	13.97	11230	4.32
DAC7611PB	Р	PDIP	8	50	506	13.97	11230	4.32
DAC7611U	D	SOIC	8	75	506.6	8	3940	4.32
DAC7611UB	D	SOIC	8	75	506.6	8	3940	4.32

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated