

April 2013

FSL136HR Green Mode Fairchild Power Switch (FPS™)

Features

- Internal Avalanche-Rugged SenseFET (650 V)
- Under 50 mW Standby Power Consumption at 265 V_{AC}, No-load Condition with Burst Mode
- Precision Fixed Operating Frequency with Frequency Modulation for Attenuating EMI
- Internal Startup Circuit
- Built-in Soft-Start: 20 ms
- Pulse-by-Pulse Current Limiting
- Various Protections: Over-Voltage Protection (OVP), Overload Protection (OLP), Output-Short Protection (OSP), Abnormal Over-Current Protection (AOCP), Internal Thermal Shutdown Function with Hysteresis (TSD)
- Auto-Restart Mode
- Under-Voltage Lockout (UVLO)
- Low Operating Current: 1.8 mA
- Adjustable Peak Current Limit

Applications

- SMPS for VCR, STB, DVD, & DVCD Players
- SMPS for Home Appliance
- Adapter

Related Resources

- AN-4137-Design Guidelines for Off-line Flyback
 Converters Using FPS™
- AN-4141-Troubleshooting and Design Tips for Fairchild Power Switch (FPS™) Flyback Applications
- AN-4147-Design Guidelines for RCD Snubber of Flyback

Description

The FSL136HR integrated Pulse Width Modulator (PWM) and SenseFET is specifically designed for high-performance offline Switch-Mode Power Supplies (SMPS) with minimal external components. FSL136HR includes integrated high-voltage power switching regulators that combine an avalanche-rugged SenseFET with a current-mode PWM control block.

The integrated PWM controller includes: Under-Voltage Lockout (UVLO) protection, Leading-Edge Blanking (LEB), a frequency generator for EMI attenuation, an gate turn-on/turn-off driver, optimized Thermal Shutdown (TSD) protection, and temperaturecompensated precision current sources for loop compensation and fault protection circuitry. The FSL136HR offers good soft-start performance. When compared to a discrete MOSFET and controller or RCC switching converter solution, the FSL136HR reduces total component count, design size, and weight; while increasing efficiency, productivity, and system reliability. This device provides a basic platform that is well suited for the design of cost-effective flyback converters.

Maximum Output Power ⁽¹⁾				
230 V _{AC}	± 15% ⁽²⁾	85-265 V _{AC}		
Adapter ⁽³⁾	Open Frame	Adapter ⁽³⁾	Open Frame	
19 W	26 W	14 W	20 W	

Notes:

- The junction temperature can limit the maximum output power.
- 2. 230 V_{AC} or 100/115 V_{AC} with doubler.
- Typical continuous power in a non-ventilated enclosed adapter measured at 50°C ambient.

Ordering Information

Part Number	Operating Temperature Range	Top Mark Package		Packing Method
FSL136HR			8-Lead, Dual Inline Package (DIP)	Rail
FSL136HRL	-40 to 105°C	FSL136HR	9 Load Curface Mount Deckage (LCOD)	Rail
FSL136HRLX			8-Lead, Surface Mount Package (LSOP)	Tape & Reel

Typical Application Diagram




Figure 1. Typical Application

Internal Block Diagram




Figure 2. Internal Block Diagram

Pin Configuration




Figure 3. Pin Configuration

Pin Definitions

Pin#	Name	Description
1	GND	Ground. SenseFET source terminal on the primary side and internal control ground.
2	V _{CC}	Positive Supply Voltage Input . Although connected to an auxiliary transformer winding, current is supplied from pin 5 (V _{STR}) via an internal switch during startup (<i>see Internal Block Diagram Section</i>). Once V _{CC} reaches the UVLO upper threshold (12 V), the internal startup switch opens and device power is supplied via the auxiliary transformer winding.
3	V_{FB}	Feedback Voltage. The non-inverting input to the PWM comparator, it has a 0.4 mA current source connected internally, while a capacitor and opto-coupler are typically connected externally. There is a delay while charging external capacitor C_{FB} from 2.4 V to 6 V using an internal 5 μ A current source. This delay prevents false triggering under transient conditions, but still allows the protection mechanism to operate under true overload conditions.
4	I _{PK}	Peak Current Limit . Adjusts the peak current limit of the SenseFET. The feedback 0.4 mA current source is diverted to the parallel combination of an internal 6 k Ω resistor and any external resistor to GND on this pin to determine the peak current limit.
5	V _{STR}	Startup . Connected to the rectified AC line voltage source. At startup, the internal switch supplies internal bias and charges an external storage capacitor placed between the V_{CC} pin and ground. Once V_{CC} reaches 12 V, the internal switch is opened.
6, 7, 8	Drain	Drain . Designed to connect directly to the primary lead of the transformer and capable of switching a maximum of 650 V. Minimizing the length of the trace connecting these pins to the transformer decreases leakage inductance.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. $T_J=25^{\circ}C$, unless otherwise specified.

Symbol	Parameter	Min.	Max.	Unit
V_{STR}	V _{STR} Pin Voltage	-0.3	650.0	V
V_{DS}	Drain Pin Voltage	-0.3	650.0	V
V _{CC}	Supply Voltage		26	V
V_{FB}	Feedback Voltage Range	-0.3	12.0	V
I _D	Continuous Drain Current		3	Α
I _{DM}	Drain Current Pulsed ⁽⁴⁾		12	Α
E _{AS}	Single Pulsed Avalanche Energy ⁽⁵⁾		230	mJ
P _D	Total Power Dissipation		1.5	W
TJ	Operating Junction Temperature	Internally Limited		°C
T _A	Operating Ambient Temperature	-40	+105	°C
T _{STG}	Storage Temperature	-55	+150	°C
ECD.	Human Body Model, JESD22-A114 ⁽⁶⁾	5.0		1/1/
E2D	Charged Device Model, JESD22-C101 ⁽⁶⁾			KV
Θ_{JA}	Junction-to-Ambient Thermal Resistance ⁽⁷⁾⁽⁸⁾		80	°C/W
ΘJC	Junction-to-Case Thermal Resistance ⁽⁷⁾⁽⁹⁾		19	°C/W
Θ_{JT}	Junction-to-Top Thermal Resistance ⁽⁷⁾⁽¹⁰⁾		33.7	°C/W

Notes:

- 4. Repetitive rating: pulse width limited by maximum junction temperature.
- L=51 mH, starting T_{.I}=25°C.
- 6. Meets JEDEC standards JESD 22-A114 and JESD 22-C101.
- 7. All items are tested with the standards JESD 51-2 and JESD 51-10 (DIP package).
- 3. Θ_{JA} free-standing, with no heat-sink, under natural convection.
- 9. Θ_{JC} junction-to-lead thermal characteristics under Θ_{JA} test condition. T_C is measured on the source #7 pin closed to plastic interface for Θ_{JA} thermo-couple mounted on soldering.
- 10. Θ_{JT} junction-to-top of thermal characteristic under Θ_{JA} test condition. T_t is measured on top of package. Thermocouple is mounted in epoxy glue.

Electrical Characteristics

 $T_A = 25$ °C unless otherwise specified.

Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
SenseFE	Γ Section			1		I	
BV_{DSS}	Drain Source E	Breakdown Voltage	$V_{CC} = 0 \text{ V}, I_D = 250 \mu\text{A}$	650			V
I _{DSS}	Zero Gate Voltage Drain Current		V _{DS} = 650 V, V _{GS} = 0 V			250	μΑ
R _{DS(ON)}	Drain-Source C	On-State Resistance	V _{GS} = 10 V, V _{GS} = 0 V, T _C = 25°C		3.5	4.0	Ω
C _{ISS}	Input Capacitar	nce	$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}$		290		рF
Coss	Output Capacit	ance	$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}$		45		pF
C _{RSS}	Reverse Trans	fer Capacitance	V _{GS} = 0 V, V _{DS} = 25 V, f = 1MHz		5.5		pF
$t_{d(ON)}$	Turn-On Delay		$V_{DD} = 350 \text{ V}, I_D = 3.5 \text{ A}$		12		ns
t _r	Rise Time		$V_{DD} = 350 \text{ V}, I_D = 3.5 \text{ A}$		22		ns
t _{d(OFF)}	Turn-Off Delay		$V_{DD} = 350 \text{ V}, I_D = 3.5 \text{ A}$		20		ns
t _f	Fall Time		$V_{DD} = 350 \text{ V}, I_D = 3.5 \text{ A}$		19		ns
Control S	ection			- I			
fosc	Switching Freq	uency	V _{DS} = 650 V, V _{GS} = 0 V	90	100	110	KHz
Δf_{OSC}	Switching Freq	uency Variation	V _{GS} = 10 V, V _{GS} = 0 V, T _C = 125°C		±5	±10	%
$f_{\sf FM}$	Frequency Mod	dulation			±3	A	KHz
D_{MAX}	Maximum Duty Cycle		$V_{FB} = 4 \text{ V}$	71	77	83	%
D _{MIN}	Minimum Duty	Cycle	V _{FB} = 0 V	0	0	0	%
V _{START}				11	12	13	V
V _{STOP}	UVLO Threshold Voltage		After Turn-On	7	8	9	V
I _{FB}	Feedback Source Current		V _{FB} = 0 V	320	400	480	μΑ
t _{S/S}	Internal Soft-Start Time		V _{FB} = 4 V	15	20	25	ms
Burst Mo	de Section					I	
V _{BURH}				0.4	0.5	0.6	V
V _{BURL}	Burst Mode Voltage		T _J = 25°C	0.25	0.35	0.45	V
V _{BUR(HYS)}				A	150		mV
Protection	n Section	lo .			1		
I _{LIM}	Peak Current L	imit	$T_J = 25^{\circ}C$, di/dt = 300 mA/ μ s	1.89	2.15	2.41	Α
t _{CLD}	Current Limit D	Pelay Time ⁽¹¹⁾		200			ns
V _{SD}	Shutdown Feed		V _{CC} = 15 V	5.5	6.0	6.5	V
I _{DELAY}	Shutdown Dela		V _{FB} = 5 V	3.5	5.0	6.5	μΑ
V _{OVP}		Protection Threshold	V _{FB} = 2 V	22.5	24.0	25.5	V
tosp		Threshold Time	· -		1.00	1.35	μs
V _{OSP}	Output Short	Threshold Feedback Voltage	T _J = 25°C OSP Triggered When t _{ON} <t<sub>OSP, V_{FB}>V_{OSP} and Lasts Longer than</t<sub>	1.44	1.60	V	V
t _{OSP_FB}	Feedback Blanking Time	tosp_fB	2.0	2.5		μs	
V _{AOCP}	AOCP Voltage	(11)	T _J = 25°C	0.85	1.00	1.15	V
TSD	Thermal	Shutdown Temperature		125	137	150	°C
HYS _{TSD}	- (11)	Hysteresis			60		°C
t _{LEB}		Blanking Time ⁽¹¹⁾		300			ns

Continued on the following page...

Electrical Characteristics (Continued)

 $T_A = 25$ °C unless otherwise specified.


Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
Total Dev	Total Device Section						
I _{OP1}	Operating Supply Current ⁽¹¹⁾ (While Switching)	V _{CC} = 14 V, V _{FB} > V _{BURH}		2.5	3.5	mA	
I _{OP2}	Operating Supply Current (Control Part Only)	V _{CC} = 14 V, V _{FB} < V _{BURL}		1.8	2.5	mA	
I _{CH}	Startup Charging Current	V _{CC} = 0 V	0.90	1.10	1.30	mA	
V _{STR}	Minimum V _{STR} Supply Voltage	V _{CC} = V _{FB} = 0 V, V _{STR} Increase	35			V	

Note:

11. Though guaranteed by design, it is not 100% tested in production.

Typical Performance Characteristics

These characteristic graphs are normalized at T_A=25.







Figure 4. Operating Frequency vs. Temperature

Figure 5. Maximum Duty Cycle vs. Temperature







Figure 6. Operating Supply Current vs. Temperature

Figure 7. Start Threshold Voltage vs. Temperature






Figure 8. Stop Threshold Voltage vs. Temperature

Figure 9. Feedback Source Current vs. Temperature

Typical Performance Characteristics (Continued)

These characteristic graphs are normalized at $T_A=25$.




Figure 10. Startup Charging Current vs. Temperature




Figure 11. Peak Current Limit vs. Temperature




Figure 12. Burst Operating Supply Current vs. Temperature




Figure 13. Over Voltage Protection vs. Temperature

Functional Description

Startup

At startup, an internal high-voltage current source supplies the internal bias and charges the external capacitor (C_A) connected with the V_{CC} pin, as illustrated in Figure 14. When V_{CC} reaches the start voltage of 12 V, the FPS $^{\text{TM}}$ begins switching and the internal high-voltage current source is disabled. The FPS continues normal switching operation and the power is provided from the auxiliary transformer winding unless V_{CC} goes below the stop voltage of 8 V.




Figure 14. Startup Circuit

Oscillator Block

The oscillator frequency is set internally and the FPS has a random frequency fluctuation function. Fluctuation of the switching frequency of a switched power supply can reduce EMI by spreading the energy over a wider frequency range than the bandwidth measured by the EMI test equipment. The amount of EMI reduction is directly related to the range of the frequency variation. The range of frequency variation is fixed internally; however, its selection is randomly chosen by the combination of external feedback voltage and internal free-running oscillator. This randomly chosen switching frequency effectively spreads the EMI noise nearby switching frequency and allows the use of a cost-effective inductor instead of an AC input line filter to satisfy the world-wide EMI requirements.




Figure 15. Frequency Fluctuation Waveform

Feedback Control

The FSL136HR employs current-mode control, as shown in Figure 16. An opto-coupler (such as the FOD817A) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the $R_{\rm SENSE}$ resistor makes it possible to control the switching duty cycle. When the shunt regulator reference pin voltage exceeds the internal reference voltage of 2.5 V, the opto-coupler LED current increases, the feedback voltage $V_{\rm FB}$ is pulled down, and the duty cycle is reduced. This typically occurs when the input voltage is increased or the output load is decreased.




Figure 16. Pulse-Width-Modulation Circuit

Leading-Edge Blanking (LEB)

At the instant the internal SenseFET is turned on, the primary-side capacitance and secondary-side rectifier diode reverse recovery typically cause a high-current spike through the SenseFET. Excessive voltage across the R_{SENSE} resistor leads to incorrect feedback operation in the current mode PWM control. To counter this effect, the FPS employs a leading-edge blanking (LEB) circuit (see the Figure 16). This circuit inhibits the PWM comparator for a short time (t_{LEB}) after the SenseFET is turned on.

Protection Circuits

The FPS has several protective functions, such as overload protection (OLP), over-voltage protection (OVP), output-short protection (OSP), under-voltage lockout (UVLO), abnormal over-current protection (AOCP), and thermal shutdown (TSD). Because these various protection circuits are fully integrated in the IC without external components, the reliability is improved without increasing cost. Once a fault condition occurs, switching is terminated and the SenseFET remains off. This causes V_{CC} to fall. When V_{CC} reaches the UVLO stop voltage V_{STOP} (8 V), the protection is reset and the internal high-voltage current source charges the V_{CC} capacitor via the V_{STR} pin. When V_{CC} reaches the UVLO start voltage V_{START} (12 V), the FPS resumes normal operation. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated.




Figure 17. Auto-Restart Protection Waveforms

Overload Protection (OLP)

Overload is defined as the load current exceeding a preset level due to an unexpected event. In this situation, the protection circuit should be activated to protect the SMPS. However, even when the SMPS is operating normally, the overload protection (OLP) circuit can be activated during the load transition or startup. To avoid this undesired operation, the OLP circuit is designed to be activated after a specified time to determine whether it is a transient situation or a true overload situation.

In conjunction with the I_{PK} current limit pin (if used), the current-mode feedback path limits the current in the SenseFET when the maximum PWM duty cycle is attained. If the output consumes more than this maximum power, the output voltage (V_O) decreases below its rating voltage. This reduces the current through the opto-coupler LED, which also reduces the opto-coupler transistor current, thus increasing the feedback voltage (V_{FB}) . If V_{FB} exceeds 2.4 V, the feedback input diode is blocked and the 5 μ A current source (I_{DELAY}) slowly starts to charge C_{FB} . In this condition, V_{FB} increases until it reaches 6 V, when the switching operation is terminated, as shown in Figure 18. The shutdown delay is the time required to charge C_{FB} from 2.4 V to 6 V with 5 μ A current source.




Figure 18. Overload Protection (OLP)




Figure 19. Abnormal Over-Current Protection

Abnormal Over-Current Protection (AOCP)

When the secondary rectifier diodes or the transformer pin are shorted, a steep current with extremely high di/dt can flow through the SenseFET during the LEB time. Even though the FPS has OLP (Overload Protection), it is not enough to protect the FPS in that abnormal case, since severe current stress is imposed on the SenseFET until OLP triggers. The FPS includes the internal AOCP (Abnormal Over-Current Protection) circuit shown in Figure 19. When the gate turn-on signal is applied to the power SenseFET, the AOCP block is enabled and monitors the current through the sensing resistor. The voltage across the resistor is compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level, the set signal is applied to the latch, resulting in the shutdown of the SMPS.

Thermal Shutdown (TSD)

The SenseFET and the control IC are integrated, making it easier for the control IC to detect the temperature of the SenseFET. When the temperature exceeds approximately 137°C, thermal shutdown is activated.

Over-Voltage Protection (OVP)

In the event of a malfunction in the secondary-side feedback circuit or an open feedback loop caused by a soldering defect, the current through the opto-coupler transistor becomes almost zero. Then, V_{FB} climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection is activated. Because excess energy is provided to the output, the output voltage may exceed the rated voltage before the overload protection is activated, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an over-voltage protection (OVP) circuit is employed. In general, V_{CC} is proportional to the output voltage and the FPS uses V_{CC} instead of directly monitoring the output voltage. If V_{CC} exceeds 24 V, OVP circuit is activated, resulting in termination of the switching operation. To avoid undesired activation of OVP during normal operation, V_{CC} should be designed to be below 24 V.

Output-Short Protection (OSP)

If the output is shorted, the steep current with extremely high di/dt can flow through the SenseFET during the LEB time. Such a steep current brings high-voltage stress on the drain of SenseFET when turned off. To protect the device from such an abnormal condition,

OSP detects V_{FB} and SenseFET turn-on time. When the V_{FB} is higher than 1.6 V and the SenseFET turn-on time is lower than 1.2 μ s, the FPS recognizes this condition as an abnormal error and shuts down PWM switching until V_{CC} reaches V_{START} again. An abnormal condition output is shown in Figure 20.




Figure 20. Output Short Waveforms (OSP)

Soft-Start

The FPS has an internal soft-start circuit that slowly increases the feedback voltage, together with the SenseFET current after it starts. The typical soft-start time is 20 ms, as shown in Figure 21, where progressive increments of the SenseFET current are allowed during the startup phase. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased with the intention of smoothly establishing the required output voltage. Soft-start helps prevent transformer saturation and reduce the stress on the secondary diode.




Figure 21. Internal Soft-Start

Burst Operation

To minimize power dissipation in standby mode, the FPS enters burst mode. As the load decreases, the feedback voltage decreases. As shown in Figure 22, the device automatically enters burst mode when the feedback voltage drops below VBURH. Switching continues until the feedback voltage below V_{BURL}. At this point, switching stops and the output voltages drop at a rate dependent on standby current load. This causes the feedback voltage to rise. Once it passes V_{BURH}, switching resumes. The feedback voltage then falls and the process repeats. Burst mode alternately enables and disables switching of the SenseFET and reduces switching loss in standby mode.




Figure 22. Burst-Mode Operation

Adjusting Peak Current Limit

As shown in Figure 23, a combined 6 k Ω internal resistance is connected to the non-inverting lead on the PWM comparator. An external resistance of Rx on the current limit pin forms a parallel resistance with the 6 k Ω when the internal diodes are biased by the main current source of 400 μ A. For example, FSL136HR has a typical SenseFET peak current limit (I_{LIM}) of 2.15 A. I_{LIM} can be adjusted to 1.5 A by inserting Rx between the I_{PK} pin and the ground. The value of the Rx can be estimated by the following equations:

$$2.15A:1.5A=6k\Omega:Xk\Omega$$
 (1)

$$X = Rx \parallel 6k\Omega \tag{2}$$

where X is the resistance of the parallel network.







Figure 23. Peak Current Limit Adjustment

Physical Dimensions







NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC MS-001 VARIATION BA
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D) DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994
- E) DRAWING FILENAME AND REVSION: MKT-N08FREV2.

Figure 24.8-Lead, Dual Inline Package(DIP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

Physical Dimensions (Continued) 7.62 6.60 9.90 6.20 9.30 10.70 (0.56) -1.784 LAND PATTERN RECOMMENDATION ⊕ 0.10 M C B A 7.62 3.70 MAX SEE DETAIL A 0.10 C 7.62 R0.20 GAGE PLANE NOTES: UNLESS OTHERWISE SPECIFIED THIS PACKAGE DOESNOT CONFORM TO ANY CURRENT PACKAGE DOESNOT CONFORM TO ANY CURRENT PACKAGE STANDARD B) ALL DIMENSIONS ARE IN MILLIMETERS. C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. D) DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994 0.25 SEATING - 1.60 REF DETAIL A MKT-MLSOP08ArevA

Figure 25.8-Lead, 300" Wide, Surface Mount Package (LSOP)

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks

2Cool™ AccuPower™ AX-CAP®* BitSiCTM Build it Now™ CorePLUS™ Core POWERTM CROSSVOLT™ CTLTM.

Current Transfer Logic™ DEUXPEED Dual Cool™ EcoSPARK® EfficientMax™ ESBC™

(R) Fairchild® Fairchild Semiconductor®

FACT Quiet Series™ FACT® FAST® FastvCore™ FETBench™

FPSTM F-PFST FRFET®

Global Power Resources GreenBridge™ Green FPST Green FPS™ e-Series™

Gmax™ **GTOTM** IntelliMAX™ ISOPLANAR™

Making Small Speakers Sound Louder and Better™

MegaBuck™ MIČROCOUPLER™ MicroFET** MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ mWSaver™ Opto HiT™ OPTOLOGIC® OPTOPLANAR®

PowerTrench® PowerXS™ Programmable Active Droop™

QSTM Quiet Series™ RapidConfigure™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

Saving our world, 1mW/W/kW at a time™

SPM[®] STEALTH™ SuperFET® SuperSOT**3 SuperSOT™-6 SuperSOT™-8 SupreMOS® SyncFET™

Svnc-Lock™ SYSTEM GENERAL

TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic[©] TINYOPTO** TinyPower™ TinyPV/M™ TinyWire™ TranSiC™ TriFault Detect™ TRUECURRENT®* µSerDes™

 $\mu_{\scriptscriptstyle extstyle Ser \scriptscriptstyle extstyle Desi}$ UHC Ultra FRFET™ UniEET** VCXTM VisualMax™ VoltagePlus™ XS™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user
- 2. A critical component in any component of a life support device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com,

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Source's. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition	
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.	
Preliminary First Production		Datasheet contains preliminary data; supplementary data will be published at a later date. Fairch Semiconductor reserves the right to make changes at any time without notice to improve design.	
		Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.	
Obsolete Not In Production		Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.	

Rev. 164

^{*} Trademarks of System General Corporation, used under license by Fairchild Semiconductor.