# Low Skew, Dual, Programmable 1-to-2 Differential-to-LVDS, LVPECL Fanout Buffer

DATA SHEET

### **General Description**

The ICS854S204I is a low skew, high performance dual, programmable 1-to-2 Differential-to-LVDS, LVPECL Fanout Buffer. The PCLKx, nPCLKx pairs can accept most standard differential input levels. With the selection of SEL\_OUT signal, outputs can be selected be to either LVDS or LVPECL levels. The ICS854S204I is characterized to operate from either a 2.5V or a 3.3V power supply. Guaranteed output and bank skew characteristics make the ICS854S204I ideal for those clock distribution applications demanding well defined performance and repeatability.

#### **Power Supply Configuration Table**

3.3V Operation	V <sub>DD</sub> = 3.3V
0.5V Operation	V <sub>TAP</sub> = nc
2 5V Operation	V <sub>DD</sub> = 2.5V
2.5V Operation	V <sub>TAP</sub> = 2.5V


#### **SEL\_OUT Function Table**

SEL_OUT	Output Level
0	LVDS
1	LVPECL


#### **Features**

- Two programmable differential LVDS or LVPECL output banks
- Two differential clock input pairs
- PCLKx, nPCLKx pairs can accept the following differential input levels: LVDS, LVPECL, SSTL, CML
- Maximum output frequency: 3GHz
- Translates any single ended input signal to LVDS levels with resistor bias on nPCLKx inputs
- Output skew: 15ps (maximum)
- Bank skew: 15ps (maximum)
- Propagation delay: 500ps (maximum)
- Additive phase jitter, RMS: 0.15ps (typical)
- Full 3.3V or 2.5V supply modes
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

### **Block Diagram**



### **Pin Assignment**



ICS854S204I

16-Lead TSSOP 4.4mm x 5.0mm x 0.925mm package body **G** Package **Top View** 

**Table 1. Pin Descriptions** 

Number	Name	Т	уре	Description
1	PCLKA	Input	Pulldown	Non-inverting differential clock input.
2	nPCLKA	Input	Pullup	Inverting differential clock input.
3, 4	QA0, nQA0	Output		Differential output pair. LVDS or LVPECL interface levels.
5, 6	QA1, nQA1	Output		Differential output pair. LVDS or LVPECL interface levels.
7	V <sub>TAP</sub>	Power		Power supply pin. Tie to $V_{DD}$ for 2.5V operation. For 3.3V operation, do not connect.
8	GND	Power		Power supply ground.
9	SEL_OUT	Input	Pulldown	Output select pin. Selects between LVDS or LVPECL outputs. LVCMOS/LVTTL interface levels.
10	V <sub>DD</sub>	Power		Power supply pin.
11, 12	nQB1, QB1	Output		Differential output pair. LVDS or LVPECL interface levels.
13, 14	nQB0, QB0	Output		Differential output pair. LVDS or LVPECL interface levels.
15	PCLKB	Input	Pulldown	Non-inverting differential clock input.
16	nPCLKB	Input	Pullup	Inverting differential clock input.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

### **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			1		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

### **Function Tables**

**Table 3. Clock Input Function Table** 

Inp	outs	Ou	ıtputs		
PCLKA or PCLKB	nPCLKA or nPCLKB	QA[0:1], QB[0:1]	nQA[0:1], nQB[0:1]	Input to Output Mode	Polarity
0	1	LOW	HIGH	Differential to Differential	Non Inverting
1	0	HIGH	LOW	Differential to Differential	Non Inverting
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting

NOTE 1: Please refer to the Application Information, Wiring the Differential Input to Accept Single Ended Levels section.

### **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>DD</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>DD</sub> + 0.5V
Outputs, I <sub>O</sub> (LVPECL)	
Continuous Current	50mA
Surge Current	100mA
Outputs, I <sub>O</sub> (LVDS)	
Continuos Current	10mA
Surge Current	15mA
Package Thermal Impedance, $\theta_{JA}$	92°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

#### **DC Electrical Characteristics**

Table 4A. LVDS Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Power Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				120	mA

#### Table 4B. LVDS Power Supply DC Characteristics, $V_{DD} = V_{TAP} = 2.5V \pm 5\%$ , $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Power Supply Voltage		2.375	2.5	2.625	V
V <sub>TAP</sub>	Power Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				115	mA
I <sub>TAP</sub>	Power Supply Current				5	mA

#### Table 4C. LVPECL Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Power Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				66	mA

### Table 4D. LVPECL Power Supply DC Characteristics, $V_{DD} = V_{TAP} = 2.5V \pm 5\%$ , $T_A = -40^{\circ}C$ to $85^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
$V_{DD}$	Power Supply Voltage		2.375	2.5	2.625	V
V <sub>TAP</sub>	Power Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				60	mA
I <sub>TAP</sub>	Power Supply Current				5	mA

Table 4E. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$  or  $V_{DD} = V_{TAP} = 2.5V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		V <sub>DD</sub> = 3.465V	2		V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	Input High Voltage		V <sub>DD</sub> = 2.625V	1.7		V <sub>DD</sub> + 0.3	V
V	Input Low Voltage		V <sub>DD</sub> = 3.465V	-0.3		0.8	V
V <sub>IL</sub>			V <sub>DD</sub> = 2.625V	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	SEL_OUT	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V or 2.625V			150	μΑ
I <sub>IL</sub>	Input Low Current	SEL_OUT	V <sub>DD</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-10			μΑ

Table 4F. Differential DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$  or  $V_{DD} = V_{TAP} = 2.5V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Input	PCLKA, PCLKB	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V or 2.625V			150	μΑ
I'IH	High Current	nPCLKA, nPCLKB	V <sub>DD</sub> = V <sub>IN</sub> = 3.465V or 2.625V			10	μΑ
	Input Low Current	PCLKA, PCLKB	V <sub>DD</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-10			μΑ
IIL.		nPCLKA, nPCLKB	V <sub>DD</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-150			μΑ
V <sub>PP</sub>	Peak-to-Peak	Voltage		0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1			1.2		V <sub>DD</sub>	V

NOTE 1: Common mode input voltage is defined as  $V_{\text{IH}}$ .

Table 4G. LVDS DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage	SEL_OUT = 0	247	350	454	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change	SEL_OUT = 0			50	mV
V <sub>OS</sub>	Offset Voltage	SEL_OUT = 0	1.11	1.25	1.38	V
$\Delta V_{OS}$	V <sub>OS</sub> Magnitude Change	SEL_OUT = 0			50	mV

NOTE: Please refer to Parameter Measurement Information section for output information.

Table 4H. LVDS DC Characteristics,  $V_{DD} = V_{TAP} = 2.5V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage	SEL_OUT = 0	247	350	454	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change	SEL_OUT = 0			50	mV
V <sub>OS</sub>	Offset Voltage	SEL_OUT = 0	1.08	1.21	1.34	V
$\Delta V_{OS}$	V <sub>OS</sub> Magnitude Change	SEL_OUT = 0			50	mV

NOTE: Please refer to Parameter Measurement Information section for output information.

Table 4I. LVPECL DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1	SEL_OUT = 1	V <sub>DD</sub> – 1.3		V <sub>DD</sub> – 0.8	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1	SEL_OUT = 1	V <sub>DD</sub> – 2.0		V <sub>DD</sub> – 1.6	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing	SEL_OUT = 1	0.6		0.9	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $\mbox{V}_{\mbox{DD}}$  – 2V.

Table 4J. LVPECL DC Characteristics,  $V_{DD} = V_{TAP} = 2.5V \pm 5\%, \, T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1	SEL_OUT = 1	V <sub>DD</sub> – 1.3		V <sub>DD</sub> – 0.8	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1	SEL_OUT = 1	V <sub>DD</sub> – 2.0		V <sub>DD</sub> – 1.55	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing	SEL_OUT = 1	0.6		0.9	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $\mbox{V}_{\mbox{DD}}$  – 2V.

#### **AC Electrical Characteristics**

Table 5A. LVDS AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				3	GHz
t <sub>PD</sub>	Propagation Delay; NOTE 1				500	ps
tsk(o)	Output Skew; NOTE 4, 6				15	ps
tsk(b)	Bank Skew; NOTE 3, 4				15	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; Refer to Additive Phase Jitter Section	100MHz, Integration Range: 12kHz – 20MHz		0.15		ps
$t_R / t_F$	Output Rise/Fall Time	20% to 80%	100		200	ps
odc	Output Duty Cycle		49		51	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters are measured at 550MHz, unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.

NOTE 3: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Table 5B. LVDS AC Characteristics,  $V_{DD} = V_{TAP} = 2.5V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				3	GHz
t <sub>PD</sub>	Propagation Delay; NOTE 1				500	ps
tsk(o)	Output Skew; NOTE 4, 6				15	ps
tsk(b)	Bank Skew; NOTE 3, 4				15	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; Refer to Additive Phase Jitter Section	100MHz, Integration Range: 12kHz – 20MHz		0.13		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	100		200	ps
odc	Output Duty Cycle		49		51	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters are measured at 550MHz, unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.

NOTE 3: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Table 5C. LVPECL AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				3	GHz
t <sub>PD</sub>	Propagation Delay; NOTE 1				500	ps
tsk(o)	Output Skew; NOTE 4, 6				15	ps
tsk(b)	Bank Skew; NOTE 3, 4				15	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; Refer to Additive Phase Jitter Section	100MHz, Integration Range: 12kHz – 20MHz		0.12		ps
$t_R / t_F$	Output Rise/Fall Time	20% to 80%	100		200	ps
odc	Output Duty Cycle		49		51	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters are measured at 550MHz, unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.

NOTE 3: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Table 5D. LVPECL AC Characteristics,  $V_{DD} = V_{TAP} = 2.5V \pm 5\%$ ,  $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				3	GHz
t <sub>PD</sub>	Propagation Delay; NOTE 1				500	ps
tsk(o)	Output Skew; NOTE 4, 6				15	ps
tsk(b)	Bank Skew; NOTE 3, 4				15	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; Refer to Additive Phase Jitter Section	100MHz, Integration Range: 12kHz – 20MHz		0.07		ps
$t_R / t_F$	Output Rise/Fall Time	20% to 80%	100		200	ps
odc	Output Duty Cycle		49		51	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters are measured at 550MHz, unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.


NOTE 3: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

#### **Additive Phase Jitter**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio


of the power in the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements have issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This

is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.


#### **Parameter Measurement Information**




3.3V LVPECL Output Load AC Test Circuit




2.5V LVPECL Output Load AC Test Circuit




3.3V LVDS Output Load AC Test Circuit



2.5V LVDS Output Load AC Test Circuit




**Differential Input Level** 




**Bank Skew** 


## **Parameter Measurement Information, continued**




**Output Skew** 




LVPECL Output Rise/Fall Time




**Output Duty Cycle/Pulse Width/Period** 




**Differential Output Voltage Setup** 



**Propagation Delay** 



LVDS Output Rise/Fall Time



**Offset Voltage Setup** 

### **Applications Information**

#### Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_{REF} = V_{DD}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_{REF}$  in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{DD} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_{REF}$  at 1.25V. The values below are for when both the single ended swing and  $V_{DD}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission

line impedance. For most  $50\Omega$  applications, R3 and R4 can be  $100\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{\rm IL}$  cannot be less than -0.3V and  $V_{\rm IH}$  cannot be more than  $V_{\rm DD}$  + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

#### 3.3V LVPECL Clock Input Interface

The PCLK /nPCLK accepts LVPECL, LVDS, CML, SSTL and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 2A to 2F show interface examples for the PCLK/ nPCLK input driven by the most common driver types.

The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 2A. PCLK/nPCLK Input Driven by a CML Driver




Figure 2B. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver




Figure 2C. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver




Figure 2D. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple




Figure 2E. PCLK/nPCLK Input Driven by a 3.3V LVDS Driver




Figure 2F. PCLK/nPCLK Input Driven by a 3.3V SSTL Driver

#### 2.5V LVPECL Clock Input Interface

The PCLK /nPCLK accepts LVPECL, LVDS, CML, SSTL and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 3A to 3F show interface examples for the PCLK/ nPCLK input driven by the most common driver types.

The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 3A. PCLK/nPCLK Input Driven by a CML Driver




Figure 3B. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver




Figure 3C. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver




Figure 3D. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver with AC Couple




Figure 3E. PCLK/nPCLK Input Driven by a 2.5V LVDS Driver




Figure 3F. PCLK/nPCLK Input Driven by a 2.5V SSTL Driver

#### **Recommendations for Unused Input and Output Pins**

#### Inputs:

#### **PCLK/nPCLK Inputs**

For applications not requiring the use of a differential input, both the PCLK and nPCLK pins can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from PCLK to ground.

#### **Outputs:**

#### **LVPECL Outputs**

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

#### **LVDS Outputs**

All unused LVDS output pairs can be either left floating or terminated with 100 $\Omega$  across. If they are left floating, there should be no trace attached.

#### **Termination for 2.5V LVPECL Outputs**

Figure 4A and Figure 4B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $V_{DD}$ – 2V. For  $V_{DD}$  = 2.5V, the  $V_{DD}$  – 2V is very close to ground

level. The R3 in Figure 4B can be eliminated and the termination is shown in *Figure 4C*.





Figure 4A. 2.5V LVPECL Driver Termination Example






Figure 4C. 2.5V LVPECL Driver Termination Example

#### **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 

 $Z_{o} = 50\Omega$   $Z_{o} = 50\Omega$   $RTT = \begin{bmatrix} 1 \\ \frac{1}{((V_{OH} + V_{OL}) / (V_{CC} - 2)) - 2} \\ \end{bmatrix} * Z_{o}$   $RTT = \begin{bmatrix} 1 \\ \frac{1}{((V_{OH} + V_{OL}) / (V_{CC} - 2)) - 2} \\ \end{bmatrix} * Z_{o}$   $RTT = \begin{bmatrix} 1 \\ \frac{1}{((V_{OH} + V_{OL}) / (V_{CC} - 2)) - 2} \\ \end{bmatrix} * Z_{o}$ 

Figure 5A. 3.3V LVPECL Output Termination

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 5A and 5B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.





Figure 5B. 3.3V LVPECL Output Termination

#### **LVDS Driver Termination**

For a general LVDS interface, the recommended value for the termination impedance  $(Z_T)$  is between  $90\Omega$  and  $132\Omega$ . The actual value should be selected to match the differential impedance  $(Z_0)$  of your transmission line. A typical point-to-point LVDS design uses a  $100\Omega$  parallel resistor at the receiver and a  $100\Omega$  differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The

standard termination schematic as shown in *Figure 6A* can be used with either type of output structure. *Figure 6B*, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.



**LVDS Termination** 

### **Power Considerations (3.3V LVPECL Outputs)**

This section provides information on power dissipation and junction temperature for the ICS854S204I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS854S204I is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>DD MAX</sub> \* I<sub>DD MAX</sub> = 3.465V \* 66mA = 228.69mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair
   If all outputs are loaded, the total power is 4 \* 32mW = 128mW

Total Power\_MAX (3.465V, with all outputs switching) = 228.69mW + 128mW = 356.69mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 92°C/W per Table 7A below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

$$85^{\circ}\text{C} + 0.357\text{W} * 92^{\circ}\text{C/W} = 117.8^{\circ}\text{C}$$
. This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7A. Thermal Resistance  $\theta_{JA}$  for 16 Lead TSSOP, Forced Convection

$\theta_{JA}$ vs. Air Flow				
Meters per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	92°C/W	87.6°C/W	85.5°C/W	

#### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in Figure 7.




Figure 7. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{DD} - 2V$ .

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{DD\_MAX} 0.8V$  $(V_{DD\_MAX} - V_{OH\_MAX}) = 0.9V$
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{DD\_MAX} 1.6V$   $(V_{DD\_MAX} V_{OL\_MAX}) = 1.6V$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH\_MAX} - (V_{DD\_MAX} - 2V))/R_{L}] * (V_{DD\_MAX} - V_{OH\_MAX}) = [(2V - (V_{DD\_MAX} - V_{OH\_MAX}))/R_{L}] * (V_{DD\_MAX} - V_{OH\_MAX}) = [(2V - 0.8V)/50\Omega] * 0.8V = 19.2mW$$

$$Pd_{L} = [(V_{OL\_MAX} - (V_{DD\_MAX} - 2V))/R_{L}] * (V_{DD\_MAX} - V_{OL\_MAX}) = [(2V - (V_{DD\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{DD\_MAX} - V_{OL\_MAX}) = [(2V - 1.6V)/50\Omega] * 1.6V = 12.8mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 32mW

### **Power Considerations (3.3V LVDS Outputs)**

This section provides information on power dissipation and junction temperature for the ICS854S204I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS854S204I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

Power (core)<sub>MAX</sub> = V<sub>DD MAX</sub> \* I<sub>DD MAX</sub> = 3.465V \* 120mA = 415.8mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 92°C/W per Table 7B below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.416\text{W} * 92^{\circ}\text{C/W} = 123.3^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7B. Thermal Resistance  $\theta_{JA}$  for 16 Lead TSSOP, Forced Convection

$ heta_{JA}$ vs. Air Flow				
Meters per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	92°C/W	87.6°C/W	85.5°C/W	

### **Reliability Information**

Table 8.  $\theta_{\text{JA}}$  vs. Air Flow Table for a 16 Lead TSSOP


$\theta_{JA}$ vs. Air Flow				
Meters per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	92°C/W	87.6°C/W	85.5°C/W	

#### **Transistor Count**

The transistor count for ICS854S204I is: 454

### **Package Outline and Package Dimensions**

Package Outline - G Suffix for 16 Lead TSSOP



**Table 9. Package Dimensions** 

All Din	All Dimensions in Millimeters						
Symbol	Minimum	Maximum					
N	1	6					
Α		1.20					
<b>A</b> 1	0.5	0.15					
A2	0.80	1.05					
b	0.19	0.30					
С	0.09	0.20					
D	4.90	5.10					
Е	6.40	Basic					
E1	4.30	4.50					
е	0.65	Basic					
L	0.45	0.75					
α	0°	8°					
aaa		0.10					

Reference Document: JEDEC Publication 95, MO-153

### **Ordering Information**

#### **Table 10. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
854S204BGILF	4S204BIL	"Lead-Free" 16 Lead TSSOP	Tube	-40°C to 85°C
854S204BGILFT	4S204BIL	"Lead-Free" 16 Lead TSSOP	2500 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications, such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
В	T4F	4	Differential DC Characteristics Table - corrected V <sub>CMR</sub> spec from GND + 0.5V min. to 1.2V min; V <sub>DD</sub> - 0.85V max. to V <sub>DD</sub> max. Deleted NOTE. Converted datasheet format.	11/18/2011

# We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138 Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775

www.IDT.com/go/contactIDT

Technical Support

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2011. All rights reserved.