

### **MAX77857**

## **General Description**

The MAX77857 is a high-efficiency, high-performance buck-boost converter targeted for systems requiring a wide input voltage range (2.5V to 16V). It features 7A switching current and can supply up to 6A output current in buck mode and up to 4A in boost mode (Boost Ratio  $\leq$  1.3). It operates in PWM mode and implements an automatic SKIP mode to improve light-load efficiency.

The default output voltage is 5V when using internal feedback resistors. It can also be configured to any default output voltages between 3V and 15V when using external feedback resistors. The output voltage is adjustable dynamically through the I<sup>2</sup>C serial interface (see the <u>Output Voltage Configuration</u> section).

The SEL pin allows a single external resistor to program four different I<sup>2</sup>C interface slave addresses, four different switching current limit thresholds, and selection between external/internal feedback resistors. The different switching current limit thresholds allow the use of lower profile and smaller external components that are optimized for a particular application. The use of external feedback resistors allows for a wider output voltage range and customizable output voltages at startup.

The I<sup>2</sup>C serial interface is optional and allows for dynamically controlling the output voltage, slew rate of the output voltage change, switching-current limit threshold, switching frequency, and forced PWM mode operation. The I<sup>2</sup>C-programmed settings have priority over the R<sub>SEL</sub> decoded settings.

The MAX77857 is available in a 2.83mm x 2.03mm, 35bump and 31-bump wafer-level package (WLP) and a 3.5mm x 3.5mm, 16-lead Flip Chip QFN package (FC2QFN).

### **Applications**

- USB Power Delivery (USB-PD) OTG
- Qualcomm<sup>®</sup> Quick Charge<sup>™</sup>
- USB V<sub>BUS</sub> Supply and DRP (Dual Role Power) Ports
- DSLR, DSLR Lens
- Display Power
- Up to 3-Cell Li-Ion Battery Applications
- Notebook Computer, Tablet PC

### **Benefits and Features**


- Wide Input Voltage Range: 2.5V to 16V
- Default Output Voltage
  - 5V with Internal Feedback Resistors
  - 3V to 15V with External Feedback Resistors
- I<sup>2</sup>C-Programmable Output Voltage after Startup
   4.5V to 15V with Internal Feedback Resistors
  - 3.0V to 15V with External Feedback Resistors, See Table 1
- Maximum Output Current
  - Buck Mode: Up to 6A
  - Boost Mode: Up to 4A (Boost Ratio ≤ 1.3)
- 7A Typical Switching Current
- R<sub>SEL</sub> Configuration
  - I<sup>2</sup>C Interface Slave Address
  - Switching Current Limit Threshold
  - Internal/External Feedback Resistors
- I<sup>2</sup>C Programming
  - Output Voltage (DVS)
  - Slew Rate of Output Voltage Change
  - Switching Current Limit Threshold
  - Switching Frequency
  - Forced PWM Mode Operation (FPWM)
  - Power-OK (POK) Status and Fault Interrupt Masks
- Soft-Start
- Output Active Discharge
- Open-Drain Power-OK (POK) Monitor and Fault Condition Interrupt (MAX77857B/C Only)
- Protection Features
  - Undervoltage Lockout (UVLO)
  - Overcurrent Protection (OCP)
  - Overvoltage Protection (OVP)
  - Thermal Shutdown (THS)
- High Density Interconnect (HDI) PCB not Required (See the <u>PCB Layout Guideline</u> section)
- Available in 2.83mm x 2.03mm 35 WLP or 31 WLP or 3.5mm x 3.5mm 16 FC2QFN

Ordering Information appears at end of data sheet.

Qualcomm Quick Charge is a product of Qualcomm Technologies, Inc. and/or its subsidiaries.

## MAX77857

## **Simplified Application Circuit**



## MAX77857

## **Absolute Maximum Ratings**

IN, LX1, LX2, OUT, FB to PGND	0.3V to +17.6V
BST1, BST2 to AGND	0.3V to +20.0V
BST1 to LX1, BST2 to LX2	0.3V to +2.2V
POKB/INTB, SCL, SDA to AGND, PGND	-0.3V to V <sub>IO</sub> + 0.3V
$V_L,V_{IO},SEL,EN$ to AGND, PGND	0.3V to +2.0V
PGND to AGND	0.3V to +0.3V
Continuous Power Dissipation	

WLP Package (T <sub>A</sub> = +70°C, derate 20.4mW/°C a	bove +70°C
(Note 1))	1633mW
FC2QFN Package (T <sub>A</sub> = +70°C, derate 20.7m)	W/°C above
+70°C (Note 1))	1656mW
Maximum Junction Temperature	+150°C
Storage Temperature Range65°	C to +150°C
Soldering Temperature (reflow)	+260°C

**Note 1:** Package thermal measurements were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-</u><u>tutorial</u>.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## **Recommended Operating Conditions**

PARAMETER	SYMBOL	CONDITION	TYPICAL RANGE
Input Voltage Range	V <sub>IN</sub>		2.5V to 16V
Output Voltage Bange	V <sub>OUT</sub>	Internal feedback	4.5V to 15V
Output Voltage Range	•001	External feedback	3V to 15V
		For continuous operation at 6A, the junction temperature $(T_J)$ is limited to	
Output Current Range	lout	+105°C. If the junction temperature is higher than 105°C, the expected lifetime at 6A continuous operation is derated	0A to 6A
Junction Temperature Range	TJ		-40°C to +125°C

## **Package Information**


#### **35 WLP**

Package Code	W352A2+1
Outline Number	<u>21-100367</u>
Land Pattern Number	Refer to Application Note 1891
Thermal Resistance, Four-Layer Board:	
Junction-to-Ambient (θ <sub>JA</sub> )	49°C/W



#### **31 WLP**


Package Code	W312A2+2	
Outline Number	<u>21-100641</u>	
Land Pattern Number	Refer to Application Note 1891	
Thermal Resistance, Four-Layer Board:		
Junction-to-Ambient (θ <sub>JA</sub> )	49°C/W	



# MAX77857

#### 16 FC2QFN

Package Code	F163A3F+1
Outline Number	<u>21-100410</u>
Land Pattern Number	<u>90-100141</u>
Thermal Resistance, Four-Layer Board:	
Junction-to-Ambient ( $\theta_{JA}$ )	48.3°C/W



For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

## **Electrical Characteristics**

 $(V_{IN} = 7.6V, V_{OUT} = 5V, V_{VIO} = 1.8V, R_{SEL} = 536\Omega$ , Typicals are at  $T_A \approx T_J = +25^{\circ}C$ . Limits are 100% production tested at  $T_J = +25^{\circ}C$ . Limits over the operating temperature range  $(T_J = -40^{\circ}C \text{ to } +125^{\circ}C)$  and relevant voltage range are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	herwise noted.) SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
INPUT SUPPLY							••
Input Voltage Range	V <sub>IN</sub>			2.5		16	V
Input Undervoltage Lockout (UVLO)	V <sub>UVLO_R</sub>	V <sub>IN</sub> rising		2.3	2.4	2.5	V
Input Undervoltage Lockout (UVLO) Hysteresis	V <sub>UVLO_HYS</sub>	V <sub>UVLO_R</sub> – V <sub>UVLO_</sub>	-		150		mV
Shutdown Supply Current	I <sub>SHDN</sub>	EN = LOW, T <sub>J</sub> = -40	°C to +85°C		2	6	μA
Quiescent Supply Current	lQ	EN = HIGH, R <sub>SEL</sub> = short to GND, no switching	SKIP mode, T <sub>J</sub> = - 40°C to +85°C FPWM mode		50 4	67	μA mA
OUTPUT VOLTAGE		Switching	11 Will mode		7		
Output Voltage	V <sub>OUT</sub>	Using internal feedba		4.5		15	v
Regulation Range	001	Using external feedb	ack resistors	3.0		15	
		V <sub>IN</sub> = 2.5V to 16V, V <sub>OUT</sub> = 4.5V to	SKIP mode	-1.0		+4.5	
Output Voltage Accuracy	V <sub>OUT_ACC</sub>	15V, I <sub>OUT</sub> = 0mA, using internal feedback resistors	FPWM mode	-1.0		+2.0	%
FB Accuracy	V <sub>FB_ACC</sub>	VREF[7:0] = 0x3D to	0xCC	-1.0		+2.0	%
VL INTERNAL SUPPLY	·						
V <sub>L</sub> Regulator Voltage	V <sub>VL</sub>			1.65	1.8	1.89	V
VIO SUPPLY	·						
V <sub>IO</sub> Voltage Range	V <sub>VIO</sub>			1.08		2.0	V
	V <sub>VIO_VALID_R</sub>	V <sub>IO</sub> rising		0.965	1.02	1.08	
V <sub>IO</sub> Valid Threshold	V <sub>VIO_VALID_F</sub>	V <sub>IO</sub> falling		0.85	0.9	0.955	V
V <sub>IO</sub> Bias Current	I <sub>VIO</sub>	No I <sup>2</sup> C interface (SD unconnected)				2.0	μA
		$f_{SCL} = f_{SDA} = 1MHz$			50		
ENABLE	1	1					
EN Input LOW Voltage	V <sub>EN_IL</sub>					0.4	V
EN Input HIGH Voltage	V <sub>EN_IH</sub>			0.9			V
EN Internal Pulldown Current	I <sub>EN_PD</sub>	EN = HIGH			0.1		μA
POWER-OK	1	1					
POK Output LOW Voltage	V <sub>POK_OL</sub>	I <sub>POK</sub> = 1mA				0.3	V
POK Rising Threshold	V <sub>POK_R</sub>	target V <sub>OUT</sub> voltage	sed as percentage of	90	95		%
POK Falling Threshold	V <sub>POK_F</sub>	V <sub>OUT</sub> falling, expressed as percentage of target V <sub>OUT</sub> voltage			85		%
THERMAL PROTECTION	N						

 $(V_{IN} = 7.6V, V_{OUT} = 5V, V_{VIO} = 1.8V, R_{SEL} = 536\Omega$ , Typicals are at  $T_A \approx T_J = +25^{\circ}C$ . Limits are 100% production tested at  $T_J = +25^{\circ}C$ . Limits over the operating temperature range ( $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ) and relevant voltage range are guaranteed by design and characterization, unless otherwise noted.)

characterization, unless of				MIN	TVD	MAY	
PARAMETER	SYMBOL	CO	NDITIONS	MIN	TYP	MAX	UNITS
Thermal-Shutdown Threshold	T <sub>SHDN_R</sub>	T <sub>J</sub> rising (Note 3)			150		°C
Thermal-Shutdown Hysteresis	T <sub>SHDN_HYS</sub>	T <sub>SHDN_R</sub> – T <sub>SHD</sub>	<sub>N_F</sub> (Note 3)		20		°C
BUCK-BOOST REGULA	TOR						
			FREQ[1:0] = 00	1.10	1.20	1.30	
			FREQ[1:0] = 01	1.38	1.50	1.62	-
Switching Frequency	f <sub>SW</sub>	I <sub>OUT</sub> = 0mA, FPWM mode	FREQ[1:0] = 10 (default)	1.66	1.80	1.94	MHz
			FREQ[1:0] = 11	1.93	2.10	2.27	
Startup Delay Time	tSUDLY	(Note 2)			100		μs
Soft-Start Time	t <sub>SS</sub>	Measured from O ramping during st I <sub>OUT</sub> = 0mA (Note	Measured from OUT start ramping to stop ramping during startup, $C_{OUT} = 44\mu F$ ,		2.0		ms
Soft-Start Switching	I <sub>LIM_SS</sub>	3.8A) (Note 3)	/[2:0] = 100, 101, 110, or 111 (I <sub>LIM</sub> ≤ A) (Note 3)		A		
Current Limit	LIM_33	ILIM[2:0] = 000, 0 3.8A) (Note 3)	01, 010, or 011 (I <sub>LIM</sub> >		3.8		
		ILIM[2:0] = 000		6.2	7.0	8.3	
		ILIM[2:0] = 001 (l <sup>2</sup> C only, not available with $R_{SEL}$ ) (Note 3)			6.2		
		ILIM[2:0] = 010		4.8	5.6	6.9	
High-Side Switching		ILIM[2:0] = 011 (I <sup>2</sup> C only, not available with R <sub>SEL</sub> ) (Note 3)			4.6		
Current Limit	ILIM	ILIM[2:0] = 100		3.3	3.8	5.1	A
		ILIM[2:0] = 101 (I <sup>2</sup> C only, not available with R <sub>SEL</sub> ) (Note 3)		2.8			
		ILIM[2:0] = 110		1.5	1.8	2.9	
		ILIM[2:0] = 111 (I <sup>2</sup> with R <sub>SEL</sub> ) (Note	<sup>2</sup> C only, not available 3)		0.99		
		ILIM[2:0] = 000 or	<sup>-</sup> 001 (Note 3)		2.5		
		ILIM[2:0] = 010 or	<sup>-</sup> 011 (Note 3)		1.8		
Valley Current Limit	ILIM_VALLEY	ILIM[2:0] = 100 or	101 (Note 3)	1.0			A
		ILIM[2:0] = 110 or	, ,	0.3			1
Skip Mode Switching Current Limit	ILIM_SKIP	SKIP mode (Note	. ,		1.4		A
Line Regulation	ΔV/V <sub>IN</sub>	V <sub>IN</sub> = 2.5V to 16V, V <sub>OUT</sub> = 5V, I <sub>OUT</sub> = 0mA and 1A, FPWM mode			± 0.3		%/V
Load Regulation	ΔV/V <sub>OUT</sub>		$=$ 5V, $I_{OUT}$ = 0mA to 3A,		± 0.6		%/A
			D, code clamped below		0.299		
Internal Reference	V <sub>REF</sub>	VREF[7:0] = 0x44, default value			0.333		v
Voltage	' NEF		C, code clamped above		1.000		-

 $(V_{IN} = 7.6V, V_{OUT} = 5V, V_{VIO} = 1.8V, R_{SEL} = 536\Omega$ , Typicals are at  $T_A \approx T_J = +25^{\circ}C$ . Limits are 100% production tested at  $T_J = +25^{\circ}C$ . Limits over the operating temperature range ( $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ) and relevant voltage range are guaranteed by design and characterization. unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Internal Reference Voltage Programmable Range	V <sub>REF</sub>	VREF[7:0] = 0x3D to 0xCC	0.299		1.000	V
		SLEW_RATE[1:0] = 00, FREQ[1:0] = 10, or 11		4/3		
		SLEW_RATE[1:0] = 00, FREQ[1:0] = 00, or 01		7/6		
Internal Reference DVS		SLEW_RATE[1:0] = 01		2/3		
Ramp Rate	∆V <sub>REF</sub> /∆t	SLEW_RATE[1:0] = 10		1/3		mV/μs
		SLEW_RATE[1:0] = 11, FREQ[1:0] = 10, or 11		17/75		
		SLEW_RATE[1:0] = 11, FREQ[1:0] = 00, or 01		1/6		
FB Input Leakage Current	I <sub>FB_LK</sub>		-1		+1	μA
High-Side MOSFET On Resistance	R <sub>DSON_HS</sub>	IN to LX1, LX2 to OUT		20	35	mΩ
Low-Side MOSFET On Resistance	R <sub>DSON_LS</sub>	LX1 to PGND, LX2 to PGND		22	43	mΩ
Overvoltage-Limit Threshold	V <sub>OVP</sub>		15.85	16.40	16.95	V
Overvoltage-Release Threshold	V <sub>OVP_REL</sub>		15.25	15.50	16.20	V
Output Active Discharge Current	IDISCHG	EN = LOW or V <sub>IN</sub> < V <sub>UVLO_F</sub> , V <sub>OUT</sub> = 15V		5		mA

## **Electrical Characteristics–I<sup>2</sup>C Serial Interface**

 $(V_{IN} = 7.6V, V_{OUT} = 5V, V_{VIO} = 1.8V, R_{SEL} = 536\Omega$ , Typicals are at  $T_A \approx T_J = +25^{\circ}C$ . Limits are 100% production tested at  $T_J = +25^{\circ}C$ . Limits over the operating temperature range  $(T_J = -40^{\circ}C \text{ to } +125^{\circ}C)$  and relevant voltage range are guaranteed by design and characterization, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
I/O STAGE		· · ·				
SCL, SDA Input HIGH Voltage	V <sub>IH</sub>		0.7 x V <sub>VIO</sub>			V
SCL, SDA Input LOW Voltage	V <sub>IL</sub>				0.3 x V <sub>VIO</sub>	V
SCL, SDA Input V <sub>HY</sub> Hysteresis	nput Vene	Fast mode/Fast-mode plus	0.05 x V <sub>VIO</sub>			v
	VHYS	High-speed mode	0.1 x V <sub>VIO</sub>			
SDA Output LOW Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 2mA (Fast mode/Fast-mode plus) or 3mA (High-speed mode)			0.2 x V <sub>VIO</sub>	V
SCL, SDA Input Capacitance	CI				10	pF
SCL, SDA Input Leakage Current	I <sub>LK</sub>		-10	0.001	+10	μA
TIMING (FAST MODE)						
Clock Frequency	fscl		0		400	kHz

 $(V_{IN} = 7.6V, V_{OUT} = 5V, V_{VIO} = 1.8V, R_{SEL} = 536\Omega$ , Typicals are at  $T_A \approx T_J = +25^{\circ}C$ . Limits are 100% production tested at  $T_J = +25^{\circ}C$ . Limits over the operating temperature range ( $T_J = -40^{\circ}C$  to  $+125^{\circ}C$ ) and relevant voltage range are guaranteed by design and characterization. unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Bus Free Time Between STOP and START Condition	<sup>t</sup> BUSF		1.3			μs
Hold Time (REPEATED) START Condition	<sup>t</sup> HD_START		0.6			μs
SCL LOW Period	t <sub>LOW</sub>		1.3			μs
SCL HIGH Period	thigh		0.6			μs
Setup Time REPEATED START Condition	<sup>t</sup> SU_START		0.6			μs
DATA Setup Time	T <sub>SU_DATA</sub>		100			ns
SCL, SDA Receiving Rise Time	<sup>t</sup> R_REV		20		300	ns
SCL, SDA Receiving Fall Time	<sup>t</sup> F_REV		20 x (V <sub>VIO</sub> /5.5V)		300	ns
Setup Time for STOP Condition	t <sub>SU_STO</sub>		0.26			μs
Data Valid Time	<sup>t</sup> VD_DATA				900	ns
Data Valid Acknowledge Time	t <sub>VD_ACK</sub>				900	ns
Bus Capacitance	CB	(Note 2)			400	pF
Pulse Width of Suppressed Spikes	t <sub>SP</sub>				140	ns
TIMING (FAST-MODE PL	US)					
Clock Frequency	f <sub>SCL</sub>		0		1000	kHz
Bus Free Time Between STOP and START Condition	t <sub>BUSF</sub>		0.5			μs
Hold Time (REPEATED) START Condition	<sup>t</sup> HD_START		0.26			μs
SCL LOW Period	<sup>t</sup> LOW		0.5			μs
SCL HIGH Period	<sup>t</sup> HIGH		0.26			μs
Setup Time REPEATED START Condition	<sup>t</sup> SU_START		0.26			μs
DATA Setup Time	T <sub>SU_DATA</sub>		50			ns
SCL, SDA Receiving Rise Time	<sup>t</sup> R_REV				120	ns
SCL, SDA Receiving Fall Time	<sup>t</sup> F_REV		20 x (V <sub>VIO</sub> /5.5V)		120	ns
Setup Time for STOP Condition	ts∪_sto		0.26			μs
Data Valid Time	<sup>t</sup> VD_DATA				450	ns
Data Valid Acknowledge Time	t <sub>VD_ACK</sub>				450	ns
Bus Capacitance	CB	(Note 2)			550	pF
Pulse Width of Suppressed Spikes	t <sub>SP</sub>				140	ns

$(V_{IN} = 7.6V, V_{OUT} = 5V, V_{VIO} = 1.8V, R_{SEL} = 536\Omega$ , Typicals are at $T_A \approx T_J = +25^{\circ}C$ . Limits are 100% production tested at $T_J = +25^{\circ}C$ .
Limits over the operating temperature range (T <sub>J</sub> = -40°C to +125°C) and relevant voltage range are guaranteed by design and
characterization_unless otherwise noted )


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
TIMING (HIGH-SPEED M	TIMING (HIGH-SPEED MODE, BUS CAPACITANCE = 100pF)						
Clock Frequency	fscl				3.4	MHz	
Hold Time (REPEATED) START Condition	<sup>t</sup> HD_START		160			ns	
SCL LOW Period	tLOW		160			ns	
SCL HIGH Period	<sup>t</sup> HIGH		60			ns	
Setup Time REPEATED START Condition	<sup>t</sup> SU_START		160			ns	
DATA Hold Time	<sup>t</sup> HD_DATA				95	ns	
DATA Setup Time	T <sub>SU_DATA</sub>		10			ns	
SCL Rise Time	t <sub>R_SCL</sub>		10		50	ns	
SCL Fall Time	t <sub>F_SCL</sub>		10		50	ns	
SDA Rise Time	<sup>t</sup> R_SDA		10		80	ns	
SDA Fall Time	t <sub>F_SDA</sub>		10		80	ns	
Setup Time for STOP Condition	t <sub>SU_STOP</sub>		160			ns	
Bus Capacitance	CB	(Note 2)			100	pF	
Pulse Width of Suppressed Spikes	t <sub>SP</sub>				30	ns	

**Note 2:** Internal design target. Not production tested.


**Note 3:** Characterized by ATE or bench test. Not production tested.

## **Typical Operating Characteristics**


 $(V_{IN} = 7.6V, V_{OUT} = 5V, L = 1.5\mu$ H (Coilcraft XEL4020-152ME),  $C_{OUT} = 2x 22\mu$ F, FPWM = 0, ILIM[2:0] = 0x0 (7A),  $f_{SW} = 1.8$ MHz, internal feedback configuration,  $T_A = +25^{\circ}$ C, unless otherwise noted. **Note 4**: Measurement limited by switching current limit. Actual maximum output current depends on system thermal performance.)




 $(V_{IN} = 7.6V, V_{OUT} = 5V, L = 1.5\mu$ H (Coilcraft XEL4020-152ME), C<sub>OUT</sub> = 2x 22 $\mu$ F, FPWM = 0, ILIM[2:0] = 0x0 (7A), f<sub>SW</sub> = 1.8MHz, internal feedback configuration, T<sub>A</sub> = +25°C, unless otherwise noted. **Note 4**: Measurement limited by switching current limit. Actual maximum output current depends on system thermal performance.)





 $(V_{IN} = 7.6V, V_{OUT} = 5V, L = 1.5\mu$ H (Coilcraft XEL4020-152ME), C<sub>OUT</sub> = 2x 22 $\mu$ F, FPWM = 0, ILIM[2:0] = 0x0 (7A), f<sub>SW</sub> = 1.8MHz, internal feedback configuration, T<sub>A</sub> = +25°C, unless otherwise noted. **Note 4**: Measurement limited by switching current limit. Actual maximum output current depends on system thermal performance.)




(V<sub>IN</sub> = 7.6V, V<sub>OUT</sub> = 5V, L = 1.5µH (Coilcraft XEL4020-152ME), C<sub>OUT</sub> = 2x 22µF, FPWM = 0, ILIM[2:0] = 0x0 (7A), f<sub>SW</sub> = 1.8MHz, internal feedback configuration, T<sub>A</sub> = +25°C, unless otherwise noted. Note 4: Measurement limited by switching current limit. Actual maximum output current depends on system thermal performance.)











 $(V_{IN} = 7.6V, V_{OUT} = 5V, L = 1.5\mu$ H (Coilcraft XEL4020-152ME), C<sub>OUT</sub> = 2x 22µF, FPWM = 0, ILIM[2:0] = 0x0 (7A), f<sub>SW</sub> = 1.8MHz, internal feedback configuration, T<sub>A</sub> = +25°C, unless otherwise noted. **Note 4**: Measurement limited by switching current limit. Actual maximum output current depends on system thermal performance.)





 $(V_{IN} = 7.6V, V_{OUT} = 5V, L = 1.5\mu$ H (Coilcraft XEL4020-152ME), C<sub>OUT</sub> = 2x 22 $\mu$ F, FPWM = 0, ILIM[2:0] = 0x0 (7A), f<sub>SW</sub> = 1.8MHz, internal feedback configuration, T<sub>A</sub> = +25°C, unless otherwise noted. **Note 4**: Measurement limited by switching current limit. Actual maximum output current depends on system thermal performance.)




# **Pin Configurations**

### **35 WLP**





### 16 FC2QFN




## **Pin Descriptions**

PIN		NAME	FUNCTION	Turne	
35 WLP	31 WLP	16 FC2QFN		FUNCTION	Туре
A1	A1	1	SCL	$I^{2}C$ Serial Interface Clock (High-Z in OFF State). Connect to V <sub>IO</sub>	Digital
				with a 1.5k $\Omega$ to 2.2k $\Omega$ pullup resistor.	Input
B1	B1	2	SDA	$\rm I^2C$ Serial Interface Data (High-Z in OFF State). Connect to VIO	Digital I/O
			with a 1.5k $\Omega$ to 2.2k $\Omega$ pullup resistor.	Digital 1/0	
C2		3	POKB/	Buck-Boost Output Power-OK Monitor or Fault Interrupt Active- Low Open-Drain Output. Connect to $V_{IO}$ with a 15k $\Omega$ pullup	Digital
02		3	INTB	resistor. See the <u>Power-OK Monitor and Fault Interrupts</u> section for more details. Do not connect to this pin if not in use.	Output
C1	C1	4	VL	Low-Voltage Internal Supply. Powered from IN. Bypass to AGND with a 10V 2.2µF ceramic capacitor. Do not load this pin	Analog

MAX77857

				externally except for usage stated in the Non-I2C and	
				Standalone Operation section.	
D1	D1	5	SEL	Configuration Selection. Connect a resistor between SEL and	Analog
				AGND. See <u>Table 2</u> for resistor values and configurations. Using Internal Feedback Resistors:	
				Output Voltage Sense Input. Connect to the output at the point-	
				of-load (close to output capacitor).	
E1	E1	6	FB	Using External Feedback Resistors:	Analog
		0	. 5	Output Voltage Feedback Input. Connect to the center tap of an	Analog
				external resistor divider from OUT to AGND to set the output	
				voltage. See the <u>Output Voltage Configuration</u> section for more	
				details. Analog Ground. Connect to PGND on the PCB. See the <u>PCB</u>	
E2	E2	7	AGND	Layout Guideline section for more details.	Ground
<b>F</b> 2	<b>F</b> 2	8	BST2	LX2 High-Side FET Driver Supply. Connect a 25V 0.22µF	Power
E3	E3	Ö	0012	ceramic capacitor between BST2 and LX2.	Input
D4, E4,	D4, E4,	9	OUT	Buck-Boost Output. Bypass to PGND with two 25V 22 $\mu$ F	Power
E5, E6	E5, E6	Ŭ		ceramic capacitors as close as possible.	Output
D5, D6, D7, E7	D5, D6, D7, E7	10	LX2	Buck-Boost Switching Node 2	Power
C3, C4,	D7, L7				
C5, C6,	C4, C5,	11	PGND	Power Ground. Connect to AGND on the PCB. See the PCB	<b>a</b> .
C7, D2,			PGND	Layout Guidelines section for more details.	Ground
D3					
A7, B5,	A7, B5,	12	LX1	Buck-Boost Switching Node 1	Power
B6, B7	B6, B7			Ű	
A4, A5,	A4, A5,	13	IN	Buck-Boost Input. Bypass to PGND with two 25V 10µF ceramic	Power
A6, B4	A6, B4			capacitors as close as possible. LX1 High-Side FET Driver Supply. Connect a 25V 0.22µF	Input Power
A3	A3	14	BST1	ceramic capacitor between BST1 and LX1.	Input
				Active-High Buck-Boost Enable Input. Compatible with the VIO	
				voltage domain. Pulldown internally with 0.1µA current source.	Distal
B2, B3 B2, C2	B2, C2 15 EN	EN	See the <u>Non-I<sup>2</sup>C and Standalone Operation</u> section for more	Digital	
				information if application desires to control EN with IN (i.e., start	Input
				up MAX77857 whenever IN's voltage is valid).	
			VIO	IO Voltage Supply. Bypass to AGND with a 6.3V $0.47\mu$ F ceramic	Power
A2	A2	16	VI0	capacitor. Registers are held in reset and regulator remains	Input
				disabled when this pin's voltage is invalid.	•

# **Functional Diagrams**



MAX77857

## **Detailed Description**

#### **General Description**

The MAX77857 is a high-efficiency, high-performance buck-boost converter targeted for systems requiring a wide input voltage range (2.5V to 16V). The IC can supply up to 6A of output current in buck mode and up to 4A in boost mode (boost ratio  $\leq$  1.3). The IC allows systems to change the output voltage and load current capacity dynamically through the I<sup>2</sup>C serial interface. The IC supports the standard 5V/3A USB V<sub>BUS</sub> requirement as well as USB PD requirements. Systems equipped with MAX77857 can provide fast-charging peripheral devices with higher output voltage, minimizing power loss across cable/connector and reducing charging time.

The IC operates either in SKIP mode or in forced-PWM (FPWM) mode, depending on the operating conditions, to optimize the efficiency. The default output voltage is 5V when using internal feedback resistors. The IC can also be configured to any default output voltages between 3V and 15V when using external feedback resistors. The output voltage is adjustable dynamically (DVS) between 4.5V and 15V in 73.5mV steps when using internal feedback resistors, or between 3V to 15V when using external feedback resistors (with step-size dependent on the external feedback resistor ratio), by programming the internal reference voltage through the I<sup>2</sup>C serial interface. See the <u>Output Voltage Configuration</u> section for more information.

The SEL pin allows a single external resistor, R<sub>SEL</sub>, to connect to AGND to program the following:


- I<sup>2</sup>C Interface Slave Address (4 options)
- Switching Current Limit Threshold (4 options)
- Feedback Resistor Selection (Internal or external)

The different I<sup>2</sup>C interface slave addresses accommodate multiple devices in a system with a limited I<sup>2</sup>C bus. The different switching current limit thresholds allow the use of lower profile and smaller external components optimized for a particular application. The use of external feedback resistors allows for a wider output voltage range and customizable output voltages at startup. See the <u>SEL Pin Configuration</u> section for more information.

An optional I<sup>2</sup>C serial interface allows dynamic control of the following:

- Output Voltage (using Internal Reference Voltage)
- Slew Rate of Output Voltage Change (4 options)
- Switching Current Limit Threshold (8 options)
- Switching Frequency (4 options)
- Forced-PWM Mode Operation
- Power-OK (POK) Status and Fault Interrupts
- Internal Compensation

The different switching frequencies provide options to improve the EMI performance by avoiding EMI sensitive frequency bands. The  $I^2$ C-programmed settings have priority over the R<sub>SEL</sub> decoded settings.



#### Start-Up

Figure 1. Start-Up Waveform

The start-up behavior is depicted in <u>Figure 1</u>. When input voltage  $V_{IN}$  is above UVLO threshold  $V_{UVLO_R}$  and EN pin is at logic HIGH, the IC starts up by first turning on the internal bias circuitry ( $V_L$ ), which takes typically 100µs ( $t_{SUDLY}$ ) to settle. The IC then senses the SEL pin resistance to set the I<sup>2</sup>C interface slave address, switching current limit threshold, and the use of internal or external feedback resistors. The R<sub>SEL</sub> reading takes typically 200µs ( $t_{RSEL}$ ) to complete. See the <u>SEL Pin Configuration</u> section for more information. Next, the IC checks if the V<sub>IO</sub> voltage is valid. If so, it activates the I<sup>2</sup>C interface and begins the buck-boost soft-start process (see the <u>Soft-Start</u> section).

When EN toggles to logic HIGH, if output-active discharge is still active from a previous shutdown event, the IC waits for active discharge to finish before it initiates the startup sequence.

It is possible to use the internal regulator  $V_L$  to provide power to the  $V_{IO}$  pin, or to use  $V_{IN}$  to control the EN pin. See the <u>Non-I<sup>2</sup>C and Standalone Configuration</u> section for more details.

### Soft-Start

The IC features soft-start to avoid a large amount of input current drawn from the system supply during startup. The default soft-start time ( $t_{SS}$ ) is 2ms typical. During soft-start, the internal reference voltage ( $V_{REF}$ ) slowly ramps up to the target value. The switching current limit threshold during soft-start is reduced to 3.8A if the  $I_{LIM}$  setting is set to be higher than such value (through  $R_{SEL}$ ). If the  $I_{LIM}$  setting is set to be 3.8A or lower, then the same switching current limit threshold applies during soft-start. After soft-start finishes, the normal switching current limit threshold applies.

For the MAX77857C, if V<sub>OUT</sub> does not reach POK level (typically 95% of the V<sub>OUT</sub> target) after soft-start timer ( $t_{SS}$ ) expires, the IC latches off. This behavior does not apply to the MAX77857A/B. See the <u>Immediate Shutdown and Latch-Off Condition</u> section for more information.

#### Shutdown

Pull the EN pin to logic LOW to shut down the IC. In a shutdown event, the IC stops switching, resets all registers, and activates the output-active discharge until the output voltage ( $V_{OUT}$ ) drops below about 2.5V or after 500ms, whichever occurs sooner.

#### **Immediate Latch-Off Conditions**

The IC has a latch-off feature to protect itself under certain fault conditions by shutting down the buck-boost regulator.

Immediate Shutdown Conditions:

- IN UVLO: V<sub>IN</sub> < Input UVLO Falling Threshold (V<sub>UVLO F</sub>)
- VIO UVLO: V<sub>VIO</sub> < VIO Valid Falling Threshold (V<sub>VIO VALID F</sub>)

Latch-Off Conditions:

- Thermal Shutdown:  $T_J$  > Thermal-Shutdown Rising Threshold ( $T_{SHDN,R}$ ) (See the <u>Thermal Shutdown (THS)</u> section)
- OCP/HARDSHORT: ILIM Timer > 427µs (See the <u>Overcurrent Protection (OCP)</u> section)
- Start-Up (MAX77857C Only): V<sub>OUT</sub> < POK Level after Soft-Start Timer (t<sub>SS</sub>) Expires (See the <u>Soft-Start</u> section)

The events in this category are associated with potentially hazardous system states. Under immediate shutdown conditions, the IC shuts down the buck-boost regulator output and the I<sup>2</sup>C serial communication bus and resets all registers, until the system recovers from these fault conditions. Under latch-off conditions, the IC shuts down the buck-boost regulator output only, while keeping the I<sup>2</sup>C serial communication bus active and preserving the state of the registers. To recover from latch-off, the fault condition needs to be removed from the system, and a power-cycling EN or IN pin is required. Active discharge is engaged when the buck-boost regulator is shut down from all fault conditions except for thermal shutdown. See the <u>Output Active Discharge</u> section for more information.

#### **Output Active Discharge**

The IC includes an internal switch that provides a path to discharge the energy stored in the output capacitor to PGND. Output active discharge is activated whenever the buck-boost regulator is disabled (by a shutdown event or by any conditions described in the <u>Immediate Shutdown and Latch-Off Conditions</u> section, except for thermal shutdown). The amount of discharge current is 5mA typical when  $V_{OUT}$  is at 15V, and it decreases as  $V_{OUT}$  decreases during the discharge. When the active discharge is enabled, the EN pin control signal is ignored. After  $V_{OUT}$  has dropped below 2.5V (typical) or the 600ms timer has expired, whichever occurs sooner, active discharge is disabled. When the buckboost regulator is operating, the internal discharging switch is disconnected from the output.

#### **Buck-Boost Regulator**

The MAX77857 buck-boost regulator utilizes a four-switch H-bridge configuration and contains buck, boost, or 3-phase operating modes. This topology maintains output voltage regulation over the input voltage range. The buck-boost regulator is ideal in up to 3-cell Li-ion battery-powered applications, providing 3V to 15V of output voltage range. High switching frequency and a unique control algorithm allow for the smallest solution size, low output noise, and the highest efficiency across a wide input voltage and output current range.

#### **Buck-Boost Control Scheme**

The buck-boost regulator operates using a fixed-frequency pulse-width modulated (PWM) control scheme with currentmode compensation. The buck-boost utilizes an H-bridge topology using a single inductor. The default switching

frequency is 1.8MHz. The bitfield FREQ[1:0] sets the switching frequency. The different switching frequencies provide options to avoid EMI-sensitive frequency bands and improve EMI performance.

The H-bridge topology has three switching phases, as shown in *Figure 2*:

- Φ1 switch phase (HS1 = ON, LS2 = ON) stores energy in the inductor and ramps up inductor current at a rate proportional to input voltage divided by inductance: V<sub>IN</sub>/L.
- Φ2 switch phase (HS1 = ON, HS2 = ON) ramps inductor current up (in buck mode) or down (in boost mode) at a rate proportional to the differential voltage across the inductor: (V<sub>IN</sub> - V<sub>OUT</sub>)/L
- Φ3 switch phase (LS1 = ON, HS2 = ON) releases energy from the inductor and ramps down inductor current at a rate proportional to output voltage divided by inductance: -V<sub>OUT</sub>/L.

Boost mode operation ( $V_{IN} < V_{OUT}$ ) utilizes  $\Phi$ 1 and  $\Phi$ 2 within a single clock period. See the representation of the inductor current waveform for boost mode operation in *Figure 2*. Buck mode operation ( $V_{IN} > V_{OUT}$ ) utilizes  $\Phi$ 2 and  $\Phi$ 3 within a single clock period. See the representation of the inductor current waveform for buck mode operation in *Figure 2*. 3-Phase mode operation ( $V_{IN} \approx V_{OUT}$ ) utilizes  $\Phi$ 1,  $\Phi$ 2, and  $\Phi$ 3 within a single clock period. See the representation of the inductor current waveform for See the representation of the inductor current waveform for 3-phase mode operation in *Figure 2*.




Figure 2. Buck-Boost H-Bridge Topology

#### SKIP Mode and Forced-PWM (FPWM) Mode

The IC automatically enters SKIP mode operation at no load or light load conditions to improve efficiency. In SKIP mode, output voltage  $V_{OUT}$  is regulated between SKIP mode upper threshold ( $V_{SKIP\_UPPER}$ ) and lower threshold ( $V_{SKIP\_UPPER}$ ), which are typically 3% and 1% above output voltage target ( $V_{TARGET}$ ), respectively. The IC

automatically transitions from SKIP mode to PWM mode depending on output load condition and input/output voltage ratio.

Another way to enable PWM mode operation is by writing 1 to the FPWM[0] bitfield through the I<sup>2</sup>C serial interface. This forces PWM mode operation regardless of output load current. Forced-PWM (FPWM) mode benefits applications where the lowest output ripple is required, whereas SKIP mode helps maximize the buck-boost regulator's efficiency at light loads.

Regardless of the FPWM[0] bitfield setting, the IC enters FPWM mode when  $V_{OUT}$  is changed to a different  $V_{TARGET}$  (DVS) to speed up the transition time. During DVS events that transition from a higher  $V_{OUT}$  to a lower one, the IC enters FPWM mode when  $V_{OUT}$  falls below  $V_{SKIP\_LOWER}$  of the old  $V_{TARGET}$  and stays in FPWM mode until  $V_{OUT}$  falls below  $V_{SKIP\_UPPER}$  of the new  $V_{TARGET}$ . Then  $V_{OUT}$  naturally drops based on the output load condition until it falls to  $V_{SKIP\_LOWER}$ , at which the SKIP mode switching cycle resumes. *Figure 3* depicts such operation during DVS.




Figure 3. SKIP Mode Threshold and FPWM Mode Operation During DVS

### **Output Voltage Configuration**

The IC supports a wide output voltage range between 4.5V and 15V when using internal feedback resistors, and between 3.0V and 15V when using external feedback resistors. The use of internal feedback resistors provides benefits of fewer external components and less overall solution size, while the use of external feedback resistors allows for wider output voltage range and customizable output voltage  $V_{OUT}$  at startup without using the I<sup>2</sup>C serial interface. The selection between using internal or external feedback resistors is configurable by  $R_{SEL}$ . See the <u>SEL Pin Configuration</u> section for more information.

#### Internal Feedback Resistor Configuration

When using internal feedback resistors, the  $V_{OUT}$  range is between 4.5V and 15V in 73.5mV steps. The default  $V_{OUT}$  is 5V ( $V_{REF}$  = 0.333V). Use the appropriate  $R_{SEL}$  value to configure the IC for using internal feedback resistors, and connect the FB pin directly to the OUT pin at the local output capacitor.

#### **External Feedback Resistor Configuration**

When using external feedback resistors, the  $V_{OUT}$  range is between 3.0V and 15V. The actual output voltage range and step size depend on the external feedback resistor ratio. Use the appropriate  $R_{SEL}$  value to configure the IC for using external feedback resistors, and connect a resistor divider between OUT, FB, and AGND as shown in *Figure 4*. It is also

recommended to add a 10pF feedforward capacitor (C<sub>FF</sub>) in parallel with the top feedback resistor (R<sub>TOP</sub>). Choose R<sub>TOP</sub> (from OUT to FB) between 150k $\Omega$  and 330k $\Omega$ . Resistors with 1% tolerance (or better) are highly recommended to keep the accuracy of V<sub>OUT</sub>. Calculate the value of R<sub>BOT</sub> (from FB to AGND) for the desired V<sub>OUT</sub> at startup with the following equation:

$$R_{BOT} = \frac{R_{TOP} \times V_{REF}}{V_{OUT} - V_{REF}}, V_{OUT} \le V_{OVP}$$

where V<sub>REF</sub> is the default internal reference voltage.




Figure 4. Connecting External Feedback Resistors to MAX77857

With default V<sub>REF</sub> of 0.333V, <u>*Table 1*</u> lists the recommended external feedback resistor values (in E192 series) for common startup output voltages.

DEFAULT V <sub>REF</sub> (V)	R <sub>TOP</sub> (kΩ)	R <sub>BOT</sub> (kΩ)	STARTUP V <sub>OUT</sub> (V)	PROGRAMMABLE V <sub>OUT</sub> RANGE (V)	V <sub>OUT</sub> STEP SIZE (mV)
	160	20	3	3.0 to 9.0	44.1
	178	20	3.3	3.0 to 9.9	48.5
0.000	Internal Feed	back Resistors	5	4.5 to 15	73.5
0.333	312	12	9	8.1 to 15	132.3
	232	6.65	12	10.7 to 15	175.8
	234	5.3	15	13.5 to 15	221.2

### Table 1. Feedback Resistor Value Recommendations

### **Dynamic Voltage Scaling (DVS)**

 $V_{OUT}$  is dynamically adjustable by programming  $V_{REF}$  through the I<sup>2</sup>C serial interface. The bitfield VREF[7:0] sets the V<sub>REF</sub>. V<sub>REF</sub> ranges between 0.299V and 1V in 4.9mV steps. When using internal feedback resistors, V<sub>OUT</sub> ranges between 4.5V and 15V in 73.5mV steps, and it can be calculated with the following equation:

$$V_{OUT} = V_{REF} \times 15$$

When using external feedback resistors, the  $V_{OUT}$  range and step size vary based on the external feedback resistor values. The  $V_{OUT}$  step size can be calculated with the following equation:

$$V_{OUT\_STEP} = \left(\frac{4.9mV}{R_{BOT}}\right) \times (R_{BOT} + R_{TOP})$$

To calculate the V<sub>OUT</sub> range, use the following equation and plug in the minimum V<sub>REF</sub> of 0.299V and maximum V<sub>REF</sub> of 1V:

$$V_{OUT} = \left(\frac{V_{REF}}{R_{BOT}}\right) \times (R_{BOT} + R_{TOP}), V_{OUT} \le V_{OVP}$$

Note that  $V_{OUT}$  cannot exceed output voltage range, or it triggers overvoltage protection. See the <u>Overvoltage Protection</u> (<u>OVP</u>) section for more information.

The bitfield SLEW\_RATE[1:0] sets the V<sub>REF</sub> DVS ramp rate ( $\Delta V_{REF}/\Delta t$ ), with the default value of 4/3mV/µs. The actual V<sub>OUT</sub> DVS ramp rate ( $\Delta V_{OUT}/\Delta t$ ) can be calculated from the V<sub>REF</sub> DVS ramp rate ( $\Delta V_{REF}/\Delta t$ ) using the above equations for external feedback resistors. For example, if using internal feedback resistors, the default  $\Delta V_{REF}/\Delta t$  of 4/3mV/µs corresponds to the  $\Delta V_{OUT}/\Delta t$  of 20mV/µs.

#### **SEL Pin Configuration**

The SEL pin allows a single resistor ( $R_{SEL}$ ) connecting the SEL pin to AGND to configure high side switching current limit threshold ( $I_{LIM}$ ),  $I^2C$  serial interface slave address, and the use of internal or external feedback resistors. Resistors with 1% tolerance (or better) should be used for  $R_{SEL}$ . <u>*Table 2*</u> lists nominal  $R_{SEL}$  values with corresponding settings.

R <sub>SEL</sub> (Ω)	FEEDBACK RESISTOR SELECTION	TYPICAL I <sub>LIM</sub> (A)	I <sup>2</sup> C SLAVE ADDRESS (7-BIT)	R <sub>SEL</sub> (Ω)	FEEDBACK RESISTOR SELECTION	TYPICAL I <sub>LIM</sub> (A)	I <sup>2</sup> C SLAVE ADDRESS (7-BIT)
SHORT TO GND			110 0110 (0x66)	3740			110 0110 (0x66)
200		7.0	110 0111 (0x67)	8060		7.0	110 0111 (0x67)
309			110 1110 (0x6E)	12400			110 1110 (0x6E)
422			110 1111 (0x6F)	16900			110 1111 (0x6F)
536			110 0110 (0x66)	21500			110 0110 (0x66)
649		5.6	110 0111 (0x67)	26100		5.6	110 0111 (0x67)
768	Internal		110 1110 (0x6E)	30900	External	5.0	110 1110 (0x6E)
909	feedback		110 1111 (0x6F)	36500	feedback		110 1111 (0x6F)
1050	resistors		110 0110 (0x66)	42200	resistors		110 0110 (0x66)
1210		2.0	110 0111 (0x67)	48700		2.0	110 0111 (0x67)
1400		3.8	110 1110 (0x6E)	56200		3.8	110 1110 (0x6E)
1620			110 1111 (0x6F)	64900			110 1111 (0x6F)
1870	]		110 0110 (0x66)	75000			110 0110 (0x66)
2150	]	1.8	110 0111 (0x67)	86600		1 0	110 0111 (0x67)
2490	]	1.0	110 1110 (0x6E)	100000		1.8	110 1110 (0x6E)
2870			110 1111 (0x6F)	OPEN			110 1111 (0x6F)

## Table 2. MAX77857 R<sub>SEL</sub> Selection Table

### **Internal Compensation Options**

For designs looking to optimize its performance, the COMP[2:0] bitfield for internal compensation adjustment is available through the I<sup>2</sup>C serial interface. For those systems that do not utilize the I<sup>2</sup>C serial interface, stability can still be optimized by adjusting output capacitance. In general, performance can be further optimized by lowering the COMP[2:0] bitfield value or by adding additional output capacitance.

### Power-OK Monitor and Fault Interrupts (MAX77857B/C Only)

The IC features a power-OK (POK) monitor and fault interrupt functionalities. The status of POK and fault interrupts are stored in register 0x10 (INT\_SRC), which can be accessed through the I<sup>2</sup>C serial interface.

The POK bit in the INT\_SRC register is active-high (so the POKB/INTB pin is active-low), and it is constantly updated based on the actual  $V_{OUT}$  level while the buck-boost regulator is enabled. The POK bit is logic LOW when  $V_{OUT}$  falls below 85% (typical) of the target voltage, and it is logic HIGH when  $V_{OUT}$  rises above 95% (typical) of the target voltage. During a soft-start or  $V_{OUT}$  DVS event,  $V_{OUT}$  sensing for POK is temporarily disabled, and the POK bit holds the value prior to the soft-start or  $V_{OUT}$  DVS event.  $V_{OUT}$  sensing for POK resumes after soft-start or DVS finishes.

The fault interrupt bits in the INT\_SRC register are active-high (so POKB/INTB pin is active-low). Any of the following fault conditions triggers the interrupt by setting the corresponding fault interrupt bit to 1 in the INT\_SRC register. The interrupts can only be reset by power cycling the IN or EN pins.

- OVP: The IC activates overvoltage protection. (See the Overvoltage Protection (OVP) section.)
- HARDSHORT: The IC is latched off by output hard-short event. (See the Overcurrent Protection (OCP) section.)
- THS: The IC is latched off by a thermal shutdown event. (See the <u>Thermal Shutdown (THS)</u> section.)
- OCP: The IC is latched off by overcurrent protection. (See the Overcurrent Protection (OCP) section.)

The IC also features an active-low, open-drain POKB/INTB digital output pin to reflect the status of POK and/or fault interrupts. Connect POKB/INTB pin with a 15k $\Omega$  pullup resistor to V<sub>IO</sub>. The signal on POKB/INTB is logical NOR of all unmasked POK and fault interrupt bitfields in INT\_SRC register. This pin is logic LOW when V<sub>OUT</sub> is above the POK threshold (POK unmasked) or when there is an unmasked interrupt event. <u>*Table 3*</u> shows the truth table of POKB/INTB pin, with all bits unmasked (INT\_MASK = 0x00).

The connection of individual POK and fault interrupt bitfield in the INT\_SRC register to the POKB/INTB pin can be masked by writing 1 to the corresponding mask bitfield in register 0x11 (INT\_MASK). For example, when the POK\_M bitfield in INT\_MASK register is 1, any activities on the POK bitfield in the INT\_SRC register do not affect the POKB/INTB pin.

POK	OVP	HARDSHORT	THS	OCP	POKB/INTB
0	0	0	0	0	HIGH
1	Х	Х	Х	Х	LOW
X	1	Х	Х	Х	LOW
X	Х	1	Х	Х	LOW
X	X	Х	1	Х	LOW
x	х	х	х	1	LOW

## Table 3. POKB/INTB Pin Truth Table

\*With all POK/fault interrupt bits unmasked (INT\_MASK = 0x00)

When intending to use the POKB/INTB pin for POK, it is recommended to mask all fault interrupt bits (and unmask POK bit) by writing 0x0F to the INT\_MASK register (default). On the other hand, when intending to use this pin for fault interrupts, it is recommended to mask the POK bit (and unmask all fault interrupt bits) by writing 0x10 to the INT\_MASK register. See the *Register Map* for more details.

#### **Protection Features**

#### Undervoltage Lockout (UVLO)

The IC's undervoltage lockout feature prevents operation in abnormal input conditions when input voltage  $V_{IN}$  falls below IN UVLO falling threshold ( $V_{UVLO_F}$ ) or when  $V_{IO}$  voltage ( $V_{VIO}$ ) falls below  $V_{IO}$  valid falling threshold ( $V_{VIO_VALID_F}$ ). Regardless of EN pin status, the IC becomes disabled and all registers reset until  $V_{IN}$  rises above IN UVLO rising threshold ( $V_{UVLO_R}$ ) and  $V_{IO}$  rises above  $V_{IO}$  valid rising threshold ( $V_{VIO_VALID_F}$ ).

#### **Overvoltage Protection (OVP)**

The IC's overvoltage protection feature ensures that the output voltage  $V_{OUT}$  never exceeds the overvoltage limit threshold (V<sub>OVP</sub>, 16.4V typical). In this fault condition, V<sub>OUT</sub> rises to V<sub>OVP</sub>. The IC detects overvoltage, sets OVP[0] interrupt bit in INT\_SRC register (address 0x10), and activates overvoltage protection by disabling high-side MOSFETs and enabling low-side MOSFETs until V<sub>OUT</sub> drops below the overvoltage release threshold (V<sub>OVP\_REL</sub>, 15.5V typical). As a result, V<sub>OUT</sub> regulates between V<sub>OVP</sub> and V<sub>OVP REL</sub>.

#### **Overcurrent Protection (OCP)**

The IC features a robust switching current limit scheme that protects the IC and inductor during overload and fast transient conditions. The current sensing circuit takes current information from the high-side MOSFETs to determine the peak switching current ( $R_{DS(ON)} \times I_L$ ).

The IC provides eight different cycle-by-cycle current limit thresholds ( $I_{LIM}$ ) for the high-side MOSFET to support different output current levels. The bitfield ILIM[2:0] or  $R_{SEL}$  resistor value sets the  $I_{LIM}$ . Note that while all eight options are programmable through the I<sup>2</sup>C serial interface, only four options are selectable through  $R_{SEL}$ . When the  $I_{LIM}$  setting from the I<sup>2</sup>C serial interface and the one from  $R_{SEL}$  differs, the I<sup>2</sup>C setting has priority over  $R_{SEL}$ .

When inductor current (I<sub>L</sub>) reaches the programmed current limit level (I<sub>LIM</sub>), the IC enters the OCP state. The inductor charging phase terminates, and the discharging phase ( $\Phi$ 3) begins for the rest of the switching period. The charging phase begins again at the next clock cycle. If during the OCP state V<sub>OUT</sub> drops below 70% of the target, then the IC enters the HARD-SHORT state. Like the OCP state, the inductor charging phase terminates and the discharging phase ( $\Phi$ 3) begins. But unlike the OCP state, the discharging phase does not terminate until the inductor current has dropped below the valley current limit threshold (I<sub>LIM\_VALLEY</sub>), and then the inductor charging phase follows. As a result, the effective switching frequency in the HARD-SHORT state differs from normal switching frequency set in the FREQ[1:0] register bitfield. See <u>Table 4</u> for available I<sub>LIM</sub> options and their corresponding I<sub>LIM\_VALLEY</sub> values.

	•			
ILIM[2:0] BITFIELD VALUE	NORMAL CURRENT LIMIT (I <sub>LIM</sub> )	VALLEY CURRENT LIMIT (I <sub>LIM VALLEY</sub> )	SOFT-START CURRENT LIMIT (I <sub>LIM SS</sub> )	SKIP MODE CURRENT LIMIT (I <sub>LIM_SKIP</sub> )
000 (0x0)	7.0A	0.54		
001 (0x1)	6.2A	2.5A		
010 (0x2)	5.6A	4.0.4	3.8A	
011 (0x3)	4.6A	1.8A		4.4.4
100 (0x4)	3.8A	1.0.1		1.4A
101 (0x5)	2.8A	1.0A	2.8A	
110 (0x6)	1.8A	0.00	1.8A	
111 (0x7)	0.99A	0.3A	0.99A	

### Table 4. MAX77857 Switching Current Limit Options

The IC also includes a 427µs I<sub>LIM</sub> timer to latch off the buck-boost regulator. This timer is activated in the HARD-SHORT state for the MAX77857A/B and the MAX77857C (boost mode in WLP package), and in both OCP and HARD-SHORT states for the MAX77857C (buck mode in WLP package, all modes in FC2QFN package). When this timer expires after 427µs (e.g., when I<sub>L</sub> has reached I<sub>LIM</sub> continuously for 427µs), the IC latches off the buck-boost regulator. If the latch-off occurs in the OCP state, then the OCP[0] interrupt bit is set. If latch-off occurs in the HARD-SHORT state, then both OCP[0] and HARDSHORT[0] interrupt bits are set. *Figure 5* and *Figure 6* depict the behavior during OCP and HARD-SHORT states in each MAX77857 IC version. See the *Immediate Shutdown and Latch-Off Conditions* section for information about latch-off. If prior to latch-off, the overcurrent event disappears and I<sub>L</sub> no longer reaches I<sub>LIM</sub>, the IC resets the timer.




Figure 5. MAX77857A/B and MAX77857C (Boost Mode in WLP Package) Overcurrent and Output Hard-Short Behavior




Figure 6. MAX77857C (Buck Mode in WLP Package, All Modes in FC2QFN Package) Overcurrent and Output Hard-Short Behavior

#### Thermal Shutdown (THS)

The IC contains an internal thermal protection circuit that monitors die temperature. <u>Figure 7</u> depicts the thermal shutdown behavior. The IC enters thermal shutdown (THS) when junction temperature ( $T_J$ ) exceeds thermal shutdown rising threshold ( $T_{SHDN_R}$ , 150°C typ). In THS, the IC is latched off and THS[0] interrupt bit is set. Unlike other latch-off events, output active discharge is not activated. Power cycling the EN or IN pins resets the THS[0] interrupt bit and is required to recover from thermal shutdown. See the <u>Immediate Shutdown and Latch-Off Conditions</u> section for more information.




Figure 7. Thermal Shutdown Recovery

### Detailed Description–I<sup>2</sup>C Serial Interface

#### **General Description**

The I<sup>2</sup>C-compatible 2-wire serial interface is used for setting output voltage and other functions. See the *Register Map* for available settings.

The I<sup>2</sup>C serial bus consists of a bidirectional serial-data line (SDA) and a serial clock (SCL). I<sup>2</sup>C is an open-drain bus. SDA and SCL require pullup resistors ( $500\Omega$  or greater). Optional  $24\Omega$  resistors in series with SDA and SCL help protect the device inputs from high voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot on bus lines.

#### **System Configuration**

The I<sup>2</sup>C bus is a multi-master bus. The maximum number of devices that can be attached to the bus is only limited by bus capacitance.




Figure 8. Functional Logic Diagram for the Communications Controller

<u>Figure 8</u> shows an example of a typical I<sup>2</sup>C bus system. A device on the I<sup>2</sup>C bus that sends data to the bus is called a "transmitter." A device that receives data from the bus is called a "receiver." A device that initiates a data transfer and

generates SCL clock signals to control the data transfer is called a "master." Any device being addressed by the master is called a "slave." The MAX77857 is a slave on the I<sup>2</sup>C bus, and it can be both a transmitter and a receiver.

#### **Bit Transfer**

One data bit is transferred for each SCL clock cycle. The data on the SDA must remain stable during the HIGH portion of the SCL clock pulse. Changes in the SDA while the SCL is HIGH are control signals (START and STOP conditions).




Figure 9. I<sup>2</sup>C Bit Transfer

#### **START and STOP Conditions**

When the I<sup>2</sup>C serial interface is inactive, the SDA and SCL idle HIGH. A master device initiates communication by issuing a START condition (S). A START condition (S) is a HIGH-to-LOW transition on the SDA while the SCL is HIGH. A STOP condition (P) is a LOW-to-HIGH transition on the SDA while the SCL is HIGH.




Figure 10. START and STOP Conditions

A START condition (S) from the master device signals the beginning of a transmission. The master terminates transmission by issuing a NOT-ACKNOWLEDGE (nA) followed by a STOP condition (P).

A STOP condition (P) frees the bus. To issue a series of commands to the slave, the master can issue REPEATED START (Sr) commands instead of a STOP condition (P) in order to maintain control of the bus. In general, a REPEATED START (Sr) command is functionally equivalent to a regular START condition (S).

When a STOP condition (P) or incorrect address is detected, the MAX77857 internally disconnects the SCL from the I<sup>2</sup>C serial interface until the next START condition (S), minimizing digital noise and feed-through.

### Acknowledge Bit

Both the I<sup>2</sup>C bus master device and slave devices generate acknowledge bits when receiving data. The acknowledge bit is the last bit of each nine-bit data packet. To generate an ACKNOWLEDGE (A), the receiving device must pull the SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it LOW during the HIGH portion of the clock pulse. To generate a NOT-ACKNOWLEDGE (nA), the receiving device allows the SDA to be pulled HIGH before the rising edge of the acknowledge-related clock pulse and leaves it HIGH during the HIGH portion of the clock pulse.

Monitoring the acknowledge bits allows for the detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication later.




Figure 11. Acknowledge Bit

#### Slave Address

<u>Table 5</u> shows the available I<sup>2</sup>C slave addresses of the MAX77857. The MAX77857 supports up to four different slave addresses through  $R_{SEL}$  programming for when multiple devices in the same I<sup>2</sup>C bus line need to be used or when there is a conflict between the slave addresses in the system. See <u>Table 2</u> for available  $R_{SEL}$  values and the corresponding I<sup>2</sup>C slave addresses.

### Table 5. MAX77857 I<sup>2</sup>C Slave Addresses

7-BIT SLAVE ADDRESS	8-BIT WRITE ADDRESS	8-BIT READ ADDRESS
110 0110 (0x66)	1100 1100 (0xCC)	1100 1101 (0xCD)
110 0111 (0x67)	1100 1110 (0xCE)	1100 1111 (0xCF)
110 1110 (0x6E)	1101 1100 (0xDC)	1101 1101 (0xDD)
110 1111 (0x6F)	1101 1110 (0xDE)	1101 1111 (0xDF)

#### Figure 12 shows the 7-bit slave address at 0x66.




Figure 12. Slave Address Byte Example

#### **Clock Stretching**

In general, the clock signal generation for the I<sup>2</sup>C bus is the responsibility of the master device. The I<sup>2</sup>C specification allows slow slave devices to alter the clock signal by holding down the clock line. The process in which a slave device holds down the clock line is typically called clock stretching. The MAX77857 does not use any form of clock stretching to hold down the clock line.

#### **General Call Address**

The MAX77857 does not implement the I<sup>2</sup>C specification "General Call Address." The MAX77857 does not issue an ACKNOWLEDGE (A) if it detects the "General Call Address" (0000 0000).

#### **Communication Speed**

The MAX77857 supports the following communication speeds:

- 0Hz to 100kHz (standard mode)
- 0Hz to 400kHz (fast mode)
- 0Hz to 1MHz (fast-mode plus)
- 0Hz to 3.4MHz (high-speed mode)

Operating in standard mode, fast mode, and fast-mode plus does not require any special protocols. The main consideration when changing the bus speed through this range is the combination of the bus capacitance and pullup resistors. Higher time constants created by the bus capacitance and pullup resistance (C x R) slow the bus operation. Therefore, when increasing bus speed, the pullup resistance must be decreased to maintain a reasonable time constant. In general, for a bus capacitance of 200pF, a 100kHz bus needs  $5.6k\Omega$  pullup resistors, a 400kHz bus needs about  $1.5k\Omega$  pullup resistors, and a 1MHz bus needs  $680\Omega$  pullup resistors. Note that the pullup resistor dissipates power when the open-drain bus is low. The lower the value of the pullup resistor, the higher the power dissipation (V<sup>2</sup>/R).

Operating in high-speed mode requires some special considerations. The major considerations with respect to the MAX77857 are as follows:

- The master device shall use current source pullups to shorten the signal rise times.
- The slave device must use a different set of input filters on its SDA and SCL lines to accommodate for the higher bus speed.
- The communication protocols need to utilize the high-speed master code.

At power-up and after each STOP condition (P), the MAX77857 inputs filters are set to standard mode, fast mode, or fast mode plus (i.e., 0Hz to 1MHz). To switch the input filters to high-speed mode, use the protocol described in the *Engage in High-Speed Mode* section.

#### **Communication Protocols**

The MAX77857 supports both writing to and reading from its registers.

#### Writing to a Single Register

<u>Figure 13</u> shows the protocol for writing to a single register. This protocol is the same as the "Write Byte" protocol in the SMBus specification.

The "Write Byte" protocol is as follows:

- 1. The master sends a START condition (S).
- 2. The master sends the 7-bit slave address followed by a write bit  $(R/\overline{W} = 0)$ .
- 3. The addressed slave asserts an ACKNOWLEDGE (A) by pulling the SDA LOW.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a data byte.
- 7. The slave acknowledges the data byte. At the rising edge of the SCL, the data byte is loaded into its target register and the data becomes active.
- The master sends a STOP condition (P) or a REPEATED START condition (Sr). Issuing a STOP condition (P) ensures
  that the bus input filters are set for 1MHz or slower operation. Issuing a REPEATED START condition (Sr) leaves the
  bus input filters in their current state.




Figure 13. Writing to a Single Register

#### Writing to Sequential Registers

<u>Figure 14</u> shows the protocol for writing to sequential registers. This protocol is similar to the "Write Byte" protocol, except the master device continues to write after the slave device receives the first byte of data. When the master is done writing data, it issues a STOP condition (P) or REPEATED START condition (Sr).

The "Writing to Sequential Registers" protocol is as follows:

- 1. The master sends a START condition (S).
- 2. The master sends the 7-bit slave address followed by a write bit  $(R/\overline{W} = 0)$ .
- 3. The addressed slave asserts an ACKNOWLEDGE (A) by pulling the SDA LOW.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a data byte.
- 7. The slave acknowledges the data byte. At the rising edge of the SCL, the data byte is loaded into its target register and the data becomes active.
- 8. Step 6 to step 7 are repeated as many times as the master requires.
- 9. During the last acknowledge-related clock pulse, the slave issues an ACKNOWLEDGE (A).
- 10. The master sends a STOP condition (P) or a REPEATED START condition (Sr). Issuing a STOP condition (P) ensures that the bus input filters are set for 1MHz or slower operation. Issuing a REPEATED START condition (Sr) leaves the bus input filters in their current state.

#### LEGEND MASTER TO SLAVE TO \*P FORCES THE BUS FILTERS TO SWITCH TO THEIR ≤ 1MHz MODE. Sr LEAVES THE BUS FILTERS IN THEIR CURRENT STATE. SLAV E MASTER NUMBER 8 1 OF BITS s SLAVE ADDRESS 0 REGISTER POINTER X А DATA A R/W α NUMBER 8 8 OF BITS DATA 2 DATA 3 A REGISTER POINTER REGISTER POINTER α a = X + 2 = X + 1 NUMBER 8 8 OF BITS DATA N-1 DATA N P or Sr\* ß REGISTER POINTER α REGISTER POINTER = X + (N - 2) = X + (N - 1) THE DATA IS LOADED INTO THE TARGET REGISTER AND BECOMES ACTIVE DURING THIS RISING EDGE. SDA B1 B0 B9 Α ACKNOWLEDGE DETAIL: α SCL 8 THE DATA IS LOADED INTO THE TARGET REGISTER AND BECOMES ACTIVE DURING SDA B1 B0 THIS RISING EDGE. A ACKNOWLEDGE 8 DETAIL: β .SCL

Figure 14. Writing to Sequential Registers

#### **Reading from a Single Register**

<u>Figure 15</u> shows the protocol for reading from a single register. This protocol is the same as the "Read Byte" protocol in the SMBus specification.

The "Read Byte" protocol is as follows:

- 1. The master sends a START condition (S).
- 2. The master sends the 7-bit slave address followed by a write bit ( $R/\overline{W} = 0$ ).
- 3. The addressed slave asserts an ACKNOWLEDGE (A) by pulling the SDA LOW.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a REPEATED START command (Sr).
- 7. The master sends the 7-bit slave address followed by a read bit ( $R/\overline{W} = 1$ ).
- 8. The addressed slave asserts an ACKNOWLEDGE (A) by pulling SDA LOW
- 9. The addressed slave places 8 bits of data from the location specified by the register pointer on the bus.
- 10. The master issues a NOT-ACKNOWLEDGE (nA).
- 11. The master sends a STOP condition (P) or a REPEATED START condition (Sr). Issuing a STOP condition (P) ensures that the bus input filters are set for 1MHz or slower operation. Issuing a REPEATED START condition (Sr) leaves the bus input filters in their current state.

MAX77857




Figure 15. Reading to a Single Register

#### **Reading from Sequential Registers**

<u>Figure 16</u> shows the protocol for reading from sequential registers. This protocol is similar to the "Read Byte" protocol, except the master device issues an ACKNOWLEDGE (A) to signal the slave device that it wants more data. When the master device has all the data it requires, it issues a NOT-ACKNOWLEDGE (nA) and a STOP condition (P) to end the transmission.

The "Continuous Read from Sequential Registers" protocol is as follows:

- 1. The master sends a START condition (S).
- 2. The master sends the 7-bit slave address followed by a write bit ( $R/\overline{W} = 0$ ).
- 3. The addressed slave asserts an ACKNOWLEDGE (A) by pulling the SDA LOW.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a REPEATED START command (Sr).
- 7. The master sends the 7-bit slave address followed by a read bit ( $R/\overline{W} = 1$ ).
- 8. The addressed slave asserts an ACKNOWLEDGE (A) by pulling the SDA LOW.
- 9. The addressed slave places 8 bits of data from the location specified by the register pointer on the bus.
- 10. The master issues an ACKNOWLEDGE (A) signaling the slave that it wishes to receive more data.
- 11. Steps 9 and 10 are repeated as many times as the master requires. Following the last byte of data, the master must issue a NOT-ACKNOWLEDGE (nA) to signal that it wishes to stop receiving data.
- 12. The master sends a STOP condition (P) or a REPEATED START condition (Sr). Issuing a STOP condition (P) ensures that the bus input filters are set for 1MHz or slower operation. Issuing a REPEATED START condition (Sr) leaves the bus input filters in their current state.




Figure 16. Reading from Sequential Registers

#### **Engage in High-Speed Mode**

*Figure 17* shows the protocol for engaging in high-speed mode operation, which allows the bus to operate at speeds up to 3.4MHz.

The protocol to engage in high-speed mode is as follows:

- 1. Begin the protocol while operating at a bus speed of 1MHz or lower.
- 2. The master sends a START condition (S).
- 3. The master sends the 8-bit master code 0000 1xx0, where 'xx' are don't care bits.
- 4. The addressed slave issues a NOT-ACKNOWLEDGE (nA).
- 5. The master can now increase its bus speed up to 3.4MHz and issue any read/write operation.

The master can continue to issue high-speed read/write operations until a STOP condition (P) is issued. Issuing a STOP condition (P) ensures that the bus input filters are set for 1MHz or slower operation.




Figure 17. Engage in High-Speed Mode Protocol

#### **High-Speed Mode Extension**

The MAX77857 supports the high-speed mode extension feature. This feature keeps the IC in high-speed mode operation even after receiving a STOP condition (P). This eliminates the need for the master device to re-issue the command for engaging in high-speed mode when the master device wants to stay in high-speed mode for multiple read/write cycles.

*Figure 18* shows the I<sup>2</sup>C mode transition state diagram. Write 1 to the HS\_EXT[0] bitfield to enable the high-speed mode extension when the MAX77857 is in low-speed mode. Enabling the high-speed mode extension when the MAX77857 is in high-speed mode is not supported.




Figure 18. I<sup>2</sup>C Operating Mode State Diagram

# **Register Map**

#### **User Registers**

Registers reset when shut down.

ADDRESS	NAME	MSB							LSB
User Registers									
0x10	INT_SRC[7:0]	RSVD	RSVD	RSVD	РОК	OVP	HARDSHORT	THS	OCP
0x11	INT MASK[7:0]	RSVD	RSVD	RSVD	POK_M	OVP_M	HARDSHORT_M	THS_M	OCP_M
0x12	REG_CONT1[7:0]		COMP[2:0]		FREG	Q[1:0]	IL	IM[2:0]	
0x13	REG_CONT2[7:0]				V	REF[7:0]			
0x14	REG_CONT3[7:0]	RSVD	RSVD RSVD FPWM RSVD			R	SVD[1:0]	SLEW_F	ATE[1:0]
0x15	12C CNFG[7:0]	RSVD	0 RSVD[2:0]			RSVD	RSVD	RSVD	HS_EXT

# **Register Details**

#### INT\_SRC (0x10)

POK and Interrupt Source Register

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	POK	OVP	HARDSHORT	THS	OCP
Reset	0b0	0b0	060	0b0	060	060	0b0	0b0
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved. Reads back 0.	N/A
RSVD	6	Reserved. Reads back 0.	N/A
RSVD	5	Reserved. Reads back 0.	N/A
РОК	4	Power-OK Status	0: Output voltage is below POK threshold. 1: Output voltage is above POK threshold.
OVP	3	Overvoltage Protection Interrupt	0: Output overvoltage has NOT been detected. 1: Output overvoltage has been detected.
HARDSHORT	2	Ouput Hard Short Interrupt	0: Buck-Boost regulator has NOT been latched off due to output hardshort. 1: Buck-Boost regulator has been latched off due to output hardshort.
тнѕ	1	Thermal Shutdown Interrupt	<ul> <li>0: Buck-Boost regulator has NOT been latched off due to thermal shutdown.</li> <li>1: Buck-Boost regulator has been latched off due to thermal shutdown.</li> </ul>
OCP	0	Overcurrent Protection Interrupt	<ul><li>0: Buck-Boost regulator has NOT been latched off due to overcurrent.</li><li>1: Buck-Boost regulator has been latched off due to overcurrent.</li></ul>

#### INT\_MASK (0x11)

POK and Interrupt Mask Register

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	RSVD	POK_M	OVP_M	HARDSHORT_M	THS_M	OCP_M
Reset	0b0	060	060	060	0b1	0b1	0b1	0b1
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved	N/A

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	6	Reserved	N/A
RSVD	5	Reserved	N/A
POK_M	4	Power-OK Status Mask	0: Power-OK status is NOT masked (Default). 1: Power-OK status is masked.
OVP_M	3	Overvoltage Protection Interrupt Mask	0: Overvoltage protection interrupt is NOT masked. 1: Overvoltage protection interrupt is masked (Default).
HARDSHORT_M	2	Ouput Hard Short Interrupt Mask	0: Ouput hard short interrupt is NOT masked. 1: Ouput hard short interrupt is masked (Default).
THS_M	1	Thermal Shutdown Interrupt Mask	0: Thermal shutdown interrupt is NOT masked. 1: Thermal shutdown interrupt is masked (Default).
OCP_M	0	Overcurrent Protection Interrupt Mask	0: Overcurrent protection interrupt is NOT masked. 1: Overcurrent protection interrupt is masked (Default).

#### REG\_CONT1 (0x12)

Control Register 1

BIT	7	6	5	4	3	2	1	0
Field	COMP[2:0]		FREQ[1:0]		ILIM[2:0]			
Reset	0b010			0b010 0b10			0b000	
Access Type	Write, Read		Write, Read			Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
СОМР	7:5	Internal Compensation Rc Option (Bandwidth)	000: $R_c = 30k\Omega$ , Buck mode $R_c = 20k\Omega$ , Boost mode 001: $R_c = 45k\Omega$ , Buck mode $R_c = 30k\Omega$ , Boost mode 010: $R_c = 60k\Omega$ , Buck mode $R_c = 50k\Omega$ , Boost mode (Default) 011: $R_c = 70k\Omega$ , Buck mode $R_c = 50k\Omega$ , Boost mode 100: $R_c = 80k\Omega$ , Buck mode $R_c = 55k\Omega$ , Boost mode 101: $R_c = 90k\Omega$ , Buck mode $R_c = 60k\Omega$ , Boost mode 110: $R_c = 110k\Omega$ , Buck mode $R_c = 75k\Omega$ , Boost mode 111: $R_c = 150k\Omega$ , Buck mode $R_c = 150k\Omega$ , Buck mode $R_c = 100k\Omega$ , Boost mode
FREQ	4:3	Switching Frequency	00: 1.2MHz 01: 1.5MHz 10: 1.8MHz (Default) 11: 2.1MHz
ILIM	2:0	High-Side Switching Current Limit	000: 7.0A 001: 6.2A 010: 5.6A 011: 4.6A 100: 3.8A 101: 2.8A 110: 1.8A 111: 0.99A

#### REG\_CONT2 (0x13)

Control Regist	Control Register 2									
BIT	7	7 6 5 4 3 2 1 0								
Field		VREF[7:0]								
Reset		0x44								
Access Type		Write, Read								

BITFIELD	BITS	DESCRIPTION	DECODE
VREF	7:0	Internal Reference Voltage	0x00–0x3C: 0.299V 0x3D–0xCC: 4.9mV/LSB in a linear transfer function between 0.299V (0x3D) and 1.000V (0xCC) 0xCD–0xFF: 1.000V Default: 0x44: 0.333V

#### REG\_CONT3 (0x14)

#### Control Register 3

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD	FPWM	RSVD	RSVI	D[1:0]	SLEW_R	ATE[1:0]
Reset	0b0	0b0	060	0b0	0b11		Ob	00
Access Type	Write, Read	Write, Read	Write, Read	Write, Read	Write,	Read	Write,	Read

BITFIELD	BITS	DESCRIPTION	DECODE		
RSVD	7	Reserved	N/A		
RSVD	6	Reserved	N/A		
FPWM	5	Forced-PWM Mode	0: Forced-PWM mode is disabled (Default). 1: Forced-PWM mode is enabled.		
RSVD	4	Reserved	N/A		
RSVD	3:2	Reserved	N/A		
SLEW_RATE	1:0	Internal Reference DVS Ramp Rate. See the <i>Output Voltage Configuration</i> section for equations to convert V <sub>REF</sub> DVS ramp rate to V <sub>OUT</sub> DVS ramp rate.	00: 7/6mV/µs (FREQ = 00 or 01) 4/3mV/µs (FREQ = 10 or 11) (Default) 01: 2/3mV/µs 10: 1/3mV/µs 11: 1/6mV/µs (FREQ = 00 or 01) 17/75mV/µs (FREQ = 10 or 11)		

#### I2C\_CNFG (0x15)

#### I<sup>2</sup>C Configuration Register

BIT	7	6	5	4	3	2	1	0
Field	RSVD	RSVD[2:0]			RSVD	RSVD	RSVD	HS_EXT
Reset	060		06000		0b0	0b0	0b0	060
Access Type	Write, Read		Write, Read		Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7	Reserved	N/A
RSVD	6:4	Reserved	N/A
RSVD	3	Reserved	N/A
RSVD	2	Reserved	N/A
RSVD	1	Reserved	N/A
HS_EXT	0	I <sup>2</sup> C High-Speed Mode Extension Control	0: I <sup>2</sup> C high-speed mode extension is disabled (Default). 1: I <sup>2</sup> C high-speed mode extension is enabled.

# **Applications Information**

#### Software (I<sup>2</sup>C) Control

Control the IC using software commands sent over the I<sup>2</sup>C serial interface.

Assert  $V_{IO}$  valid and connect SDA and SCL to a serial host to enable the serial bus and full software control of the IC. When using software, the serial host can accomplish the following:

- Monitor overvoltage protection interrupt using the OVP[0] bitfield.
- Monitor overcurrent protection interrupt using the OCP[0] bitfield.
- Monitor output hard-short interrupt using the HARDSHORT[0] bitfield.
- Monitor thermal shutdown interrupt using the THS[0] bitfield.
- Change POK and fault interrupt mask using the OVP\_M[0], OCP\_M[0], HARDSHORT\_M[0], and THS\_M[0] bitfields.
- Change target output voltage (V<sub>OUT</sub>) by setting internal reference voltage (V<sub>REF</sub>) using the VREF[7:0] bitfield.
- Change slew-rate of output voltage change  $(\Delta V_{OUT}/\Delta t)$  using the SLEW\_RATE[1:0] bitfield.
- Change regulation mode (SKIP, FPWM) dynamically using the FPWM[0] bitfield.
- Change switching current limit threshold (I<sub>LIM</sub>) using the ILIM[2:0] bitfield.
- Change switching frequency using the FREQ[1:0] bitfield.
- Change internal compensation option using the COMP[2:0] bitfield.


The configuration registers reset when V<sub>IO</sub> becomes invalid, when IN falls below UVLO falling threshold (V<sub>UVLO\_F</sub>), or when EN is basis I OW. See the Detailed Departmention (20 Departmention and Departmention and Departmention)


when EN is logic LOW. See the <u>Detailed Description–I<sup>2</sup>C Serial Interface</u> section and Register Map for more information.

#### Non-I<sup>2</sup>C and Standalone Operation

The MAX77857 can operate without I<sup>2</sup>C software control. The switching current limit can be configured by a resistor (R<sub>SEL</sub>) connecting the SEL pin to AGND. The output voltage can be configured by external feedback resistors. See the <u>SEL Pin Configuration</u> section and the <u>Output Voltage Configuration</u> section for more information. If the I<sup>2</sup>C serial interface is not in use, connect the SCL and SDA pins to V<sub>IO</sub> to avoid unwanted behavior.

Moreover, the IC is capable of standalone operation, in which the IC starts up whenever  $V_{IN}$  is valid, and it does not require a separate supply for the  $V_{IO}$  pin. This is useful for systems without a host controller, or the IC is the only power supply in the system. To configure the IC for standalone operation, connect a 510k $\Omega$  from the IN pin to the EN pin. The IC clamps the voltage at the EN pin internally to make sure it does not exceed the absolute maximum rating. If the system does not have a separate supply to power the V<sub>IO</sub> pin, connect the V<sub>IO</sub> pin to V<sub>L</sub> so V<sub>IO</sub> can be supplied by the internal regulator. Connections for standalone operation are shown in *Figure 19*.





#### **Inductor Selection**

An inductor with a saturation current rating ( $I_{SAT}$ ) greater than or equal to the typical high-side switching current limit threshold ( $I_{LIM}$ ) setting is recommended. In general, inductors with lower saturation current and higher DCR ratings are physically small. Higher values of DCR reduce converter efficiency. Choose the RMS current rating ( $I_{RMS}$ ) of the inductor (the current at which the temperature rises appreciably) based on the expected load current.

The chosen inductor value should ensure that the peak-inductor ripple current ( $I_{PEAK}$ ) is below the  $I_{LIM}$  setting so that the converter can maintain regulation. A 1.5µH inductor is recommended throughout the operating range of the converter. See <u>*Table 6*</u> for recommended inductors.

VENDOR	PART NUMBER	NOMINAL INDUCTANCE (µH)	TYPICAL DCR (mΩ)	I <sub>SAT</sub> (A)	I <sub>RMS</sub> (A)	DIMENSIONS L x W x H (mm)	I <sub>LIM</sub> SETUP
Sumida	CDMT40D20HF-1R5NC	1.5	19.5	7.1	7.5	4.0 x 4.0 x 2.1	ILIM[2:0] = 000 (7.00A)
Coilcraft	XEL4020-152MEC	1.5	21.45	7.4	7.5	4.0 x 4.0 x 2.1	ILIM[2:0] = 000 (7.00A)
TDK	VLS3012HBX-1R0M	1.0	39	6.11	5.13	3.0 x 3.0 x 1.2	ILIM[2:0] = 100 (3.80A)
Samsung	CIGT252010EH1R0MNE	1.0	26	5	4.3	2.5 x 2.0 x 1.0	ILIM[2:0] = 100 (3.80A)
Cyntec	HTEH16080H-1R0MSR	1.0	95	2.1	1.8	1.6 x 0.8 x 0.8	ILIM[2:0] = 110 (1.72A)
Murata	DFE18SBN1R0ME0L	1.0	120 (max)	1.9	1.8	1.6 x 0.8 x 0.8	ILIM[2:0] = 111 (0.98A)

### Table 6. Inductor Recommendations

#### **Input Capacitor Selection**

For most applications, bypass the IN pin with two 25V  $10\mu$ F nominal ceramic input capacitors (C<sub>IN</sub>) that maintain  $1\mu$ F or higher effective capacitance at its working voltage. Effective C<sub>IN</sub> is the actual capacitance value seen from the converter input during operation. Larger values improve decoupling for the converter but increase inrush current from voltage supply when connected. C<sub>IN</sub> reduces the current peaks drawn from the input power source and reduces switching noise in the

system. The ESR/ESL of C<sub>IN</sub> and its series PCB trace should be very low (i.e., <  $15m\Omega + < 2nH$ ) for frequencies up to the converter's switching frequency.

Pay special attention to capacitor's voltage rating, initial tolerance, variation with temperature, and DC bias characteristic when selecting  $C_{IN}$ . Ceramic capacitors with X7R dielectrics are highly recommended due to their small size, low ESR, and small temperature coefficients. All ceramic capacitors derate with DC bias voltage (effective capacitance goes down as DC bias goes up). Generally, smaller case-size capacitors derate more heavily compared to larger case sizes (0603 case size performs better than 0402). Consider the effective capacitance value carefully by consulting the manufacturer's data sheet. Refer to <u>Tutorial 5527</u> for more information.

#### **Output Capacitor Selection**

Sufficient output capacitance ( $C_{OUT}$ ) is required for stable operation of the converter. Choose effective  $C_{OUT}$  to be 8.2µF minimum. Effective  $C_{OUT}$  is the actual capacitance value seen by the converter output during operation. Larger values (above the required effective minimum) improve load transient performance but increase input surge currents during soft-start and output voltage changes. The output filter capacitor must have low enough ESR for frequencies up to the converter's switching frequency to meet output ripple and load transient requirements. The output capacitance must be high enough to absorb the inductor energy while transitioning from full-load to no-load conditions. For most applications, two 25V 22µF capacitors are recommended for  $C_{OUT}$ .

Pay special attention to capacitor's voltage rating, initial tolerance, variation with temperature, and DC bias characteristic when selecting C<sub>OUT</sub>. Ceramic capacitors with X7R dielectrics are highly recommended due to their small size, low ESR, and small temperature coefficients. All ceramic capacitors derate with DC bias voltage (effective capacitance goes down as DC bias goes up). Generally, smaller case-size capacitors derate more heavily compared to larger case sizes (0603 case size performs better than 0402). Consider the effective capacitance value carefully by consulting the manufacturer's data sheet. Refer to <u>*Tutorial 5527*</u> for more information.

#### **Other Required Component Selection**

Table 7 illustrates the requirements for other required components.

### Table 7. Other Component Selection Requirements

SYMBOL	COMPONENT DESCRIPTION	PARAMETER		TYP	MAX	UNITS
C <sub>BST</sub>	High-Side FET Driver Bootstrap Capacitor	High-Side FET Driver Bootstrap Capacitor Suggested Capacitance		0.22		μF
C <sub>VL</sub>	V <sub>I</sub> Regulator Bypass Capacitor	Effective Capacitance	0.5		3	μF
OVL		Equivalent Series Resistance (ESR)			100	mΩ
C <sub>VIO</sub>	V <sub>IO</sub> Regulator Bypass Capacitor	Effective Capacitance	0.3		1.5	μF
		Equivalent Series Resistance (ESR)			100	mΩ
R <sub>SEL</sub>	SEL Pin Resistor	Acceptable Tolerance	-1		+1	%
R <sub>PU</sub>	POKB/INTB Pullup Resistor	Suggested Resistance		15		kΩ

#### **PCB Layout Guidelines**

Careful circuit board layout is critical to achieving low switching power losses and clean, stable operation. For WLP package, if POK or fault interrupt functionality is desired, then a high-density interconnect (HDI) PCB is required to route to the POKB/INTB pin. Otherwise, HDI PCB is recommended but not required. *Figure 20*, *Figure 21*, and *Figure 22* show example non-HDI and HDI PCB layouts for the MAX77857 WLP package. HDI PCB is not required for the FC2QFN package. *Figure 23* shows an example layout for the MAX77857 FC2QFN package.

When designing the PCB, follow these guidelines:

- Place the input capacitors (C<sub>IN</sub>) and output capacitors (C<sub>OUT</sub>) immediately next to the IN pin and OUT pin of the IC, respectively. Since the IC operates at a high switching frequency, this placement is critical for minimizing parasitic inductance within the input and output current loops, which can cause high voltage spikes and can damage the internal switching MOSFETs.
- Place the inductor next to the LX bumps (as close as possible) and make the traces between the LX bumps and the inductor short and wide to minimize PCB trace impedance. Excessive PCB impedance reduces converter efficiency. When routing LX traces on a separate layer (as in the examples), make sure to include enough vias to minimize trace

impedance. Routing LX traces on multiple layers is recommended to further reduce trace impedance. Furthermore, do not make LX traces take up an excessive amount of area. The voltage on this node switches very quickly and additional area creates more radiated emissions.

- Route LX nodes to its corresponding bootstrap capacitor (C<sub>BST</sub>) as short as possible. Prioritize C<sub>BST</sub> placement to
  reduce trace length to the IC.
- Connect the inner PGND bumps to the low-impedance ground plane on the PCB with vias placed next to the bumps. Do not create PGND islands, as PGND islands risk interrupting the hot loops. Connect the AGND and AGND island to the low-impedance ground plane on the PCB (the same net as PGND).
- Keep the power traces and load connections short and wide. This is essential for high converter efficiency.
- Do not neglect ceramic capacitor DC voltage derating. Choose capacitor values and case sizes carefully. See the <u>Output Capacitor Selection</u> section and refer to <u>Tutorial 5527</u> for more information.




Figure 20. Non-HDI PCB Layout Recommendation for 35 WLP Package with 4mm x 4mm Inductor




Figure 21. Non-HDI PCB Layout Recommendation for 31 WLP Package with 4mm x 4mm Inductor

# MAX77857

# 2.5V to 16V Input, 7A Switching Current High-Efficiency Buck-Boost Converter




Figure 22. HDI PCB Layout Recommendation for 35 WLP Package with POKB/INTB and 2520 Inductor





Figure 23. PCB Layout Recommendation for 16 FC2QFN Package with 4mm x 4mm Inductor

# **Typical Application Circuit**



### **Ordering Information**

PART NUMBER	DEFAULT SWITCHING FREQUENCY	DEFAULT OUTPUT VOLTAGE	POKB/INTB	STARTUP/I <sub>LIM</sub> LATCH-OFF	PIN-PACKAGE
MAX77857AEWQ+T			No	No	31 WLP
MAX77857BEWB+T			Yes	No	35 WLP
MAX77857CEWB+T	1.8MHz	5V	Yes	Yes	35 WLP
MAX77857BEFE+T			Yes	No	16 FC2QFN
MAX77857CEFE+T			Yes	Yes	16 FC2QFN

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

For other switching frequency options, contact sales representatives for availability.

MAX77857

# **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION		
0	3/22	Release for Market Intro	—	
1	3/22	Updated the Ordering Information table	52	
2	8/22	Updated <i>Electrical Characteristics, Start-Up, Overcurrent Protection (OCP),</i> and <i>PCB Layout Guidelines</i> sections, added Figure 23	7, 24, 31, 32, 47, 51	
3	9/22	Updated title, Pin Descriptions, and Ordering Information table	1–53	



Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.