# High Speed Double-Ended PWM Controller

The MC34025 series are high speed, fixed frequency, double−ended pulse width modulator controllers optimized for high frequency operation. They are specifically designed for Off−Line and DC-to-DC converter applications offering the designer a cost effective solution with minimal external components. These integrated circuits feature an oscillator, a temperature compensated reference, a wide bandwidth error amplifier, a high speed current sensing comparator, steering flip−flop, and dual high current totem pole outputs ideally suited for driving power MOSFETs.

Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle−by−cycle current limiting, and a latch for single pulse metering.

The flexibility of this series allows it to be easily configured for either current mode or voltage mode control.

# **Features**

- 50 ns Propagation Delay to Outputs
- Dual High Current Totem Pole Outputs
- Wide Bandwidth Error Amplifier
- Fully−Latched Logic with Double Pulse Suppression
- Latching PWM for Cycle−By−Cycle Current Limiting
- Soft−Start Control with Latched Overcurrent Reset
- Input Undervoltage Lockout with Hysteresis
- Low Startup Current (500 µA Typ)
- Internally Trimmed Reference with Undervoltage Lockout
- 45% Maximum Duty Cycle (Externally Adjustable)
- Precision Trimmed Oscillator
- Voltage or Current Mode Operation to 1.0 MHz
- Functionally Similar to the UC3825
- These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant





# **ON Semiconductor®**

**http://onsemi.com**







# **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page [18](#page-17-0) of this data sheet.

\*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# **MAXIMUM RATINGS**

 $\mathbf{r}$ 



Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

**ELECTRICAL CHARACTERISTICS** (V<sub>CC</sub> = 15 V, R<sub>T</sub> = 3.65 k $\Omega$ , C<sub>T</sub> = 1.0 nF, for typical values T<sub>A</sub> = +25°C, for min/max values T<sub>A</sub> is the operating ambient temperature range that applies [Note 2], unless otherwise noted.)  $\overline{1}$  and  $\overline{1}$  and





1. Maximum package power dissipation limits must be observed.

2. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.<br>  $T_{low} = 0^{\circ}C$  for MC34025<br>  $= -40^{\circ}C$  for MC34025<br>  $= +105^{\circ}C$  for MC33025

 $T_{\mathsf{low}}$  = 0°C for MC34025  $\qquad \qquad \qquad T_{\mathsf{high}}$  = +70°C for MC34025

 $= -40^{\circ}$ C for MC33025  $= +105^{\circ}$ C for MC33025





3. Maximum package power dissipation limits must be observed.

4. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

 $T_{\mathsf{low}}$  = 0°C for MC34025  $\qquad \qquad T_{\mathsf{high}}$  = +70°C for MC34025

 $T = -40^{\circ}$ C for MC33025  $T = +105^{\circ}$ C for MC33025

<span id="page-3-0"></span>

**Oscillator Frequency**



**Figure 3. Oscillator Frequency versus Temperature**



**Figure 4. Error Amp Open Loop Gain and Phase versus Frequency**



**Figure 5. PWM Comparator Zero Duty Cycle Threshold Voltage versus Temperature**





**Figure 7. Error Amp Large Signal Transient Response**



 **Voltage versus Temperature**





**Figure 16. Drive Output Rise and Fall Time Figure 17. Drive Output Rise and Fall Time**



OUTPUT RISE & FALL TIME 10.0 nF LOAD 50 ns/DIV



**Figure 18. Supply Voltage versus Supply Current**

<span id="page-6-0"></span>







# **OPERATING DESCRIPTION**

The MC33025 and MC34025 series are high speed, fixed frequency, double−ended pulse width modulator controllers optimized for high frequency operation. They are specifically designed for Off−Line and DC−to−DC converter applications offering the designer a cost effective solution with minimal external components. A representative block diagram is shown in Figure [19.](#page-6-0)

# **Oscillator**

The oscillator frequency is programmed by the values selected for the timing components  $R_T$  and  $C_T$ . The  $R_T$  pin is set to a temperature compensated 3.0 V. By selecting the value of  $R_T$ , the charge current is set through a current mirror for the timing capacitor  $C_T$ . This charge current runs continuously through  $C_T$ . The discharge current ratio is to be 10 times the charge current, which yields the maximum duty cycle of 90%.  $C_T$  is charged to 2.8 V and discharged to 1.0 V. During the discharge of  $C_T$ , the oscillator generates an internal blanking pulse that resets the PWM Latch, inhibits the outputs, and toggles the steering flip−flop. The threshold voltages on the oscillator comparator is trimmed to guarantee an oscillator accuracy of 5.0% at 25°C.

Additional dead time can be added by externally increasing the charge current to  $C_T$  as shown in Figure [24.](#page-10-0) This changes the charge to discharge ratio of  $C_T$  which is set internally to I<sub>charge</sub>/10 I<sub>charge</sub>. The new charge to discharge ratio will be:

$$
\% \text{ Deadtime} = \frac{I_{additional} + I_{charge}}{10 (I_{charge})}
$$

A bidirectional clock pin is provided for synchronization or for master/slave operation. As a master, the clock pin provides a positive output pulse during the discharge of  $C_T$ . As a slave, the clock pin is an input that resets the PWM latch and blanks the drive output, but does not discharge  $C_T$ . Therefore, the oscillator is not synchronized by driving the clock pin alone. Figures [30](#page-11-0) and [31](#page-12-0) provide suggested synchronization.

# **Error Amplifier**

A fully compensated Error Amplifier is provided. It features a typical DC voltage gain of 95 dB and a gain bandwidth product of 8.3 MHz with 75 degrees of phase margin (Figure [4\)](#page-3-0). Typical application circuits will have the noninverting input tied to the reference. The inverting input will typically be connected to a feedback voltage generated from the output of the switching power supply. Both inputs have a Common Mode Voltage ( $V_{CM}$ ) input range of 1.5 V to 5.5 V. The Error Amplifier Output is provided for external loop compensation.

#### **Soft−Start Latch**

Soft−Start is accomplished in conjunction with an external capacitor. The soft start capacitor is charged by an internal  $9.0 \mu A$  current source. This capacitor clamps the output of the error amplifier to less than its normal output voltage, thus limiting the duty cycle.

The time it takes for a capacitor to reach full charge is given by:

$$
t \approx (4.5 \cdot 10^5) \, \text{C}_{\text{Soft-Start}}
$$

A Soft−Start latch is incorporated to prevent erratic operation of this circuitry. Two conditions can cause the Soft−Start circuit to latch so that the Soft−Start capacitor stays discharged. The first condition is activation of an undervoltage lockout of either  $V_{CC}$  or  $V_{ref}$ . The second condition is when current sense input exceeds 1.4 V. Since this latch is "set dominant", it cannot be reset until either of these signals is removed, and the voltage at  $C_{Soft-Start}$  is less than 0.5 V.

#### **PWM Comparator and Latch**

A PWM circuit typically compares an error voltage with a ramp signal. The outcome of this comparison determines the state of the output. In voltage mode operation the ramp signal is the voltage ramp of the timing capacitor. In current mode operation the ramp signal is the voltage ramp induced in a current sensing element. The ramp input of the PWM comparator is pinned out so that the user can decide which mode of operation best suits the application requirements. The ramp input has a 1.25 V offset such that whenever the voltage at this pin exceeds the Error Amplifier Output voltage minus 1.25 V, the PWM comparator will cause the PWM latch to set, disabling the outputs. Once the PWM latch is set, only a blanking pulse by the oscillator can reset it, thus initiating the next cycle.

A toggle flip flop connected to the output of the PWM latch controls which output is active. The flip flop is pulsed by an OR gate that gets its inputs from the oscillator clock and the output of the PWM latch. A pulse from either one will cause the flip flop to enable the other output.

#### **Current Limiting and Shutdown**

A pin is provided to perform current limiting and shutdown operations. Two comparators are connected to the input of this pin. When the voltage at this pin exceeds 1.0 V, one of the comparators is activated. The output of this comparator sets the PWM latch, which disables the output. In this way cycle−by−cycle current limiting is accomplished. If a current limit resistor is used in series with the power devices, the value of the resistor is found by:

$$
R_{\text{Sense}} = \frac{1.0 \text{ V}}{I_{\text{pk (switch)}}}
$$

If the voltage at this pin exceeds 1.4 V, the second comparator is activated. This comparator sets a latch which, in turn, causes the Soft−Start capacitor to be discharged. In this way a "hiccup" mode of recovery is possible in the case of output short circuits. If a current limit resistor is used in series with the output devices, the peak current at which the controller will enter a "hiccup" mode is given by:

$$
I_{\text{shutdown}} = \frac{1.4 \text{ V}}{R_{\text{Sense}}}
$$

# **Undervoltage Lockout**

There are two undervoltage lockout circuits within the IC. The first senses  $V_{CC}$  and the second  $V_{ref}$ . During power–up,  $V_{\rm CC}$  must exceed 9.2 V and  $V_{\rm ref}$  must exceed 4.2 V before the outputs can be enabled and the Soft−Start latch released. If  $V_{CC}$  falls below 8.4 V or  $V_{ref}$  falls below 3.6 V, the outputs are disabled and the Soft−Start latch is activated. When the UVLO is active, the part is in a low current standby mode allowing the IC to have an off−line bootstrap startup circuit. Typical startup current is 500  $\mu$ A.

#### **Output**

The MC34025 has two high current totem pole outputs specifically designed for direct drive of power MOSFETs. They are capable of up to  $\pm 2.0$  A peak drive current with a typical rise and fall time of 30 ns driving a 1.0 nF load.

Separate pins for  $V<sub>C</sub>$  and Power Ground are provided. With proper implementation, a significant reduction of switching transient noise imposed on the control circuitry is possible. The separate  $V<sub>C</sub>$  supply input also allows the designer added flexibility in tailoring the drive voltage independent of  $V_{CC}$ .

## **Reference**

A 5.1 V bandgap reference is pinned out and is trimmed to an initial accuracy of  $\pm 1.0\%$  at 25°C. This reference has short circuit protection and can source in excess of 10 mA for powering additional control system circuitry.

# **Design Considerations**

**Do not attempt to construct the converter on wire−wrap or plug−in prototype boards.** With high frequency, high power, switching power supplies it is imperative to have separate current loops for the signal paths and for the power paths. The printed circuit layout should contain a ground plane with low current signal and high current switch and output grounds returning on separate

paths back to the input filter capacitor. All bypass capacitors and snubbers should be connected as close as possible to the specific part in question. The PC board lead lengths must be less than 0.5 inches for effective bypassing or snubbing.

#### **Instabilities**

In current mode control, an instability can be encountered at any given duty cycle. The instability is caused by the current feedback loop. It has been shown that the instability is caused by a double pole at half the switching frequency. If an external ramp  $(S_e)$  is added to the on–time ramp  $(S_n)$ of the current−sense waveform, stability can be achieved (see Figure 21).

One must be careful not to add too much ramp compensation. If too much is added, the system will start to perform like a voltage mode regulator. All benefits of current mode control will be lost. Figures [29A](#page-11-0) and [29B](#page-11-0) show examples of two different ways in which external ramp compensation can be implemented.



**Figure 21. Ramp Compensation**

A simple equation can be used to calculate the amount of external ramp necessary to add that will achieve stability in the current loop. For the following equations, the calculated values for the application circuit in Figure [37](#page-14-0) are also shown.

$$
S_e = \frac{V_O}{L} \left(\frac{N_S}{N_P}\right) (R_S) A_i
$$

where:  $V_O = DC$  output voltage

 $N_{\text{P}}$ ,  $N_{\text{S}}$  = number of power transformer primary or secondary turns

- $A_i$  =  $\,$  gain of the current sense network (see Figures [26](#page-10-0), [27](#page-10-0) and [28](#page-10-0))
- $L =$  output inductor
- $R_S =$  current sense resistance

pplication circuit: 
$$
S_e = \frac{5}{1.8 \mu} \left(\frac{4}{16}\right) (0.3) (0.55)
$$

-

For the application circuit:  $S_{\theta}$ 

$$
1.5 \mu (15)
$$
  
= 0.115 V/µs

# **PIN FUNCTION DESCRIPTION**





In voltage mode operation, the control range on the output of the Error Amplifier from 0% to 90% duty cycle is from 2.25 V to 4.05 V.

# **Figure 22. Voltage Mode Operation**



In current mode control, an RC filter should be placed at the ramp input to filter the leading edge spike caused by turn−on of a power MOSFET.

# **Figure 23. Current Mode Operation**

<span id="page-10-0"></span>

Additional dead time can be added by the addition of a dead time resistor from  $V_{ref}$  to  $C_T$ . See text on oscillator section for more information.

#### **Figure 24. Dead Time Addition**



The sync pulse fed into the clock pin must be at least 3.9 V.  $R_T$ and  $C_T$  need to be set 10% slower than the sync frequency. This circuit is also used in voltage mode operation for master/slave operation. The clock signal would be coming from the master which is set at the desired operating frequency, while the slave is set 10% slower.

#### **Figure 25. External Clock Synchronization**



The addition of an RC filter will eliminate instability caused by the leading edge spike on the current waveform. This sense signal can also be used at the ramp input pin for current mode control. For ramp compensation it is necessary to know the gain of the current feedback loop. If a transformer is used, the gain can be calculated by:

$$
A_i = \frac{R_{\text{Sense}}}{\text{turns ratio}}
$$

### **Figure 26. Resistive Current Sensing**



#### **Figure 27. Primary Side Current Sensing**

# **Figure 28. Primary or Secondary Side Current Sensing**

The addition of an RC filter will eliminate instability caused by the leading edge spike on the current waveform. This sense signal can also be used at the ramp input pin for current mode control. For ramp compensation it is necessary to know the gain of the current feedback loop. The gain can be calculated by:

$$
A_i = \frac{R_w}{\text{turns ratio}}
$$



<span id="page-11-0"></span>This method of slope compensation is easy to implement, however, it is noise sensitive. Capacitor  $C_1$  provides AC coupling. The oscillator signal is added to the current signal by a voltage divider consisting of resistors  $R_1$  and  $R_2$ .

# **Figure 29A. Slope Compensation (Noise Sensitive)**



When only one output is used, this method of slope compensation can be used and it is relatively noise immune. Resistor R<sub>M</sub> and capacitor C<sub>M</sub> provide the added slope necessary. By choosing R<sub>M</sub> and C<sub>M</sub> with a larger time constant than the switching frequency, you can assume that its charge is linear. First choose  $C_M$ , then  $R_M$  can be adjusted to achieve the required slope. The diode provides a reset pulse at the ramp input at the end of every cycle. The charge current  $I_M$  can be calculated by  $I_M = C_M S_e$ . Then  $R_M$  can be calculated by  $R_M = V_{CC}/I_M$ .

# **Figure 29B. Slope Compensation (Noise Immune)**



**Figure 30. Current Mode Master/Slave Operation Over Short Distances**

<span id="page-12-0"></span>

**Figure 31. Synchronization Over Long Distances**



In voltage mode operation, the maximum duty cycle can be clamped. By the addition of a PNP transistor to buffer the clamp voltage, the Soft−Start current is not affected by R1.

The new equation for Soft–Start is t ≈  $\rm V_{clamp}$  + 0.6  $rac{1}{9.0 \mu A}$   $(c_{SS})$ 

In current mode operation, this circuit will limit the maximum voltage allowed at the ramp input to end a cycle.

## **Figure 32. Buffered Maximum Clamp Level**



#### **Figure 34. Isolated MOSFET Drive**



The totem pole output can furnish negative base current for enhanced transistor turn−off, with the addition of the capacitor in series with the base.

# **Figure 33. Bipolar Transistor Drive**



# **Figure 35. Direct Transformer Drive**

The totem pole output can easily drive pulse transformers. A Schottky diode is recommended when driving inductive loads at high frequencies. The diode can reduce the driver's power dissipation due to excessive ringing, by preventing the output pin from being driven below ground.



A series gate resistor may be needed to damp high frequency parasitic oscillation caused by a MOSFET's input capacitance and any series wiring inductance in the gate−source circuit. The series resistor will also decrease the MOSFET's switching speed. A Schottky diode can reduce the driver's power dissipation due to excessive ringing, by preventing the output pin from being driven below ground. The Schottky diode also prevents substrate injection when the output pin is driven below ground.

**Figure 36. MOSFET Parasitic Oscillations**



<span id="page-14-0"></span>





**Figure 38. PC Board With Components**



(Top View)



(Bottom View)

# **Figure 39. PC Board Without Components**

# <span id="page-17-0"></span>**ORDERING INFORMATION**



†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.







**PDIP−16** CASE 648−08

# ISSUE V

**c**

**E**

**NOTE 5**

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCHES.
- 
- 3. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-<br>AGE SEATED IN JEDEC SEATING PLANE GAUGE GS−3.<br>4. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE
- NOT TO EXCEED 0.10 INCH. 5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR
- TO DATUM C. 6. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE
- LEADS UNCONSTRAINED.<br>7. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE<br>8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE<br>8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE
- CORNERS).



**GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code

- A = Assembly Location
- WL = Wafer Lot
- YY = Year<br>WW = Work
	- $=$  Work Week
- G = Pb−Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ·", may or may not be present.



Semiconductor Components Industries, LLC, 2019 www.onsemi.com



DATE 22 APR 2015

# **onsemi**

DATE 08 OCT 2021







**GENERIC MARKING DIAGRAM\***



**NOTES** 

 $\mathbf{1}$ 

 $\overline{a}$ .

З.

4.

 $\overline{\mathbf{5}}$ .

**SOIC−16 WB** CASE 751G ISSUE E









DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

DIMENSION to DOES NOT INCLUDE DAMBAR PROTRUSION.

ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.

CONTROLLING DIMENSION: MILLIMETERS







 $WW = Work Week$ <br>G = Pb-Free Pa = Pb−Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot ".", may or may not be present. Some products may not follow the Generic Marking.



the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular<br>purpose, nor does **onsemi** assum special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**ís product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent](https://www.onsemi.com/site/pdf/Patent-Marking.pdf)−Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as–is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the<br>information, product features, availabili of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products<br>and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates,<br>and distributors harmless against associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal<br>Opportunity/Affirmative Action Employer. Thi

# **ADDITIONAL INFORMATION**

**TECHNICAL PUBLICATIONS**: **Technical Library:** [www.onsemi.com/design/resources/technical](https://www.onsemi.com/design/resources/technical-documentation)−documentation **onsemi Website:** [www.onsemi.com](https://www.onsemi.com/)

#### **ONLINE SUPPORT**: [www.onsemi.com/support](https://www.onsemi.com/support?utm_source=techdocs&utm_medium=pdf) **For additional information, please contact your local Sales Representative at** [www.onsemi.com/support/sales](https://www.onsemi.com/support/sales)