

28V 3A Step-Down Switching Regulator

POWER MANAGEMENT

Features

- Wide input range: 8V to 28V \blacksquare
- 3A Output Current \blacksquare
- 200kHz to 2MHz Programmable Frequency
- Precision 1V Feedback Voltage \blacksquare
- Peak Current-Mode Control \blacksquare
- Cycle-by-Cycle Current Limiting $\mathcal{L}_{\mathcal{A}}$
- Hiccup Overload Protection with Frequency Foldback \blacksquare
- Soft-Start and Enable \blacksquare
- Thermal Shutdown п

Applications

 \blacksquare п \blacksquare

Set Top Boxes

CPE Equipment DSP Power Supplies LCD and Plasma TVs

- Thermally Enhanced 8-pin SOIC Package
- Fully RoHS and WEEE compliant п

XDSL and Cable Modems

Point of Load Applications

Description

The SC4525A is a constant frequency peak current-mode step-down switching regulator capable of producing 3A output current from an input ranging from 8V to 28V. The switching frequency of the SC4525A is programmable up to 2MHz, allowing the use of small inductors and ceramic capacitors for miniaturization, and high input/ output conversion ratio. The SC4525A is suitable for next generation XDSL modems, high-definition TVs and various point of load applications.

Peak current-mode PWM control employed in the SC4525A achieves fast transient response with simple loop compensation. Cycle-by-cycle current limiting and hiccup overload protection reduces power dissipation during output overload. Soft-start function reduces input startup current and prevents the output from overshooting during power-up.

The SC4525A is available in SOIC-8 EDP package.

Efficiency 90 D₁ $10V - 28V$ V IN 1N4148 \sim C1 80 $V_{IN} = 12V$ $V_{IN} = 24V$ 4.7mF 0.1_uF **BST** IN OUT $\frac{L1}{1}$ Efficiency (%) **Efficiency (%)** SW O 5.2uH 70 5V/3A SC4525A 33.2k R4 SS/EN FB 60 ROSC GND **COME** ב
ΩD2 - 20BO030 R6 .C2
10uFX3 50 R7¹⁰mFX3 C7 18.2k R5 $\lessgtr 8.25k$ $10nF + C8$
 $10pF$ 24.3k $\frac{10pF_{__\text{C5}}}{T}$ 40 0.0 0.5 1.0 1.5 2.0 2.5 3.0 L1: Coiltronics CD1-5R2 C2: Murata GRM31CR60J106K **Load Current (A)** C4: Murata GRM32ER71H475K

Typical Application Circuit

Pin Configuration

Marking Information

Ordering Information

Notes:

(1) Available in tape and reel only. A reel contains 2,500 devices. (2) Available in lead-free package only. Device is fully WEEE and RoHS compliant.

Absolute Maximum Ratings

Thermal Information

Recommended Operating Conditions

Exceeding the above specifications may result in permanent damage to the device or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not recommended.

NOTES-

(1) Calculated from package in still air, mounted to 3" x 4.5", 4 layer FR4 PCB with thermal vias under the exposed pad per JESD51 standards.

(2) Tested according to JEDEC standard JESD22-A114-B.

Electrical Characteristics

Unless otherwise noted, V_{IN} = 12V, V_{BST} = 15V, V_{SS} = 2.2V, -40°C < T_A = T_J < 125°C, R_{osc} = 12.1kΩ.

Electrical Characteristics (Cont.)

Unless otherwise noted, $V_{IN} = 12V$, $V_{BST} = 15V$, $V_{SS} = 2.2V$, -40°C $< T_A = T_J < 125$ °C, $R_{OSC} = 12.1k\Omega$.

Note 1: Switch current limit does not vary with duty cycle.

Pin Descriptions

Block Diagram

Typical Characteristics

Typical Characteristics (Cont.)

Applications Information

Operation

The SC4525A is a constant-frequency, peak currentmode, step-down switching regulator with an integrated 28V, 3.6A power NPN transistor. Programmable switching frequency makes the regulator design more flexible. With the peak current-mode control, the double reactive poles of the output LC filter are reduced to a single real pole by the inner current loop. This simplifies loop compensation and achieves fast transient response with a simple Type-2 compensation network.

As shown in Figure 2, the switch collector current is sensed with an integrated 4.1m Ω sense resistor. The sensed current is summed with a slope-compensating ramp before it is compared with the transconductance error amplifier (EA) output. The PWM comparator trip point determines the switch turn-on pulse width. The current-limit comparator ILIM turns off the power switch when the sensed signal exceeds the 20mV current-limit threshold.

Driving the base of the power transistor above the input power supply rail minimizes the power transistor saturation voltage and maximizes efficiency. An external bootstrap circuit (formed by the capacitor C_1 and the diode D₁ in Figure 1) generates such a voltage at the BST pin for driving the power transistor.

Shutdown and Soft-Start

The SS/EN pin is a multiple-function pin. An external capacitor (4.7nF to 22nF) connected from the SS pin to ground sets the soft-start and overload shutoff times of the regulator (Figure 3). The effect of $V_{SS/EN}$ on the SC4525A is summarized in Table 1.

Pulling the SS/EN pin below 0.2V shuts off the regulator and reduces the input supply current to 18 μ A (V_{IM} = 5V). When the SS/EN pin is released, the soft-start capacitor is charged with an internal 1.6µA current source (not shown in Figure 3). As the SS/EN voltage exceeds 0.4V, the internal bias circuit of the SC4525A turns on and the SC4525A draws 2mA from V_{IN} . The 1.6µA charging current turns off and the 2µA current source I_c in Figure 3 slowly charges the soft-start capacitor.

The error amplifier EA in Figure 2 has two non-inverting inputs. The non-inverting input with the lower voltage predominates. One of the non-inverting inputs is biased to a precision 1V reference and the other non-inverting input is tied to the output of the amplifier A₁. Amplifier A₁ produces an output V $_{\textrm{\tiny{1}}}$ = 2(V $_{\textrm{\tiny{SS/EN}}}$ - 1.23V). V $_{\textrm{\tiny{1}}}$ is zero and COMP is forced low when $V_{SS/EN}$ is below 1.23V. During start up, the effective non-inverting input of EA stays at zero until the soft-start capacitor is charged above 1.23V. Once $V_{S\text{S/EN}}$ exceeds 1.23V, COMP is released. The regulator starts to switch when V_{COMP} rises above 0.4V. If the soft-start interval is made sufficiently long, then the FB voltage (hence the output voltage) will track V₁ during start up. V_{ss/EN} must be at least 1.83V for the output to achieve regulation. Proper soft-start prevents output overshoot. Current drawn from the input supply is also well controlled.

Overload / Short-Circuit Protection

Table 2 lists various fault conditions and their corresponding protection schemes in the SC4525A.

Condition	Fault	Protective Action
IL>ILimit, VFB>0.8V	Over current	Cycle-by-cycle limit at
		programmed frequency
IL>ILimit, VFB<0.8V	Over current	Cycle-by-cycle limit with
		frequency foldback
VSS/EN Falling	Persistent over current	Shutdown, then retry
SS/EN<1.9V	or short circuit	(Hiccup)
Tj>160C	Over temperature	Shutdown

Table 2: Fault conditions and protections

As summarized in Table 1, overload shutdown is disabled during soft-start ($V_{ss,rN}$ <2.1V). In Figure 3, the reset input of the overload latch \mathtt{B}_2 will remain high if the SS/EN voltage is below 2.1V. Once the soft-start capacitor is charged above 2.1V, the output of the Schmitt trigger ${\mathsf B}_1$ goes high, the reset input of B_2 goes low and hiccup becomes armed.

As the load draws more current from the regulator, the current-limit comparator ILIM (Figure 2) will eventually limit the switch current on a cycle-by-cycle basis. The over-current signal OC goes high, setting the latch $\mathsf{B}_{_{3}}$. The soft-start capacitor is discharged with (I_D - I_C) (Figure 3). If the inductor current falls below the current limit and the PWM comparator instead turns off the switch, then latch B_3 will be reset and I_c will recharge the soft-start capacitor. If over-current condition persists or OC becomes asserted more often than PWM over a period of time, then the soft-start capacitor will be discharged below 1.9V. At this juncture, comparator B_4 sets the overload latch B_2 . The soft-start capacitor will be continuously discharged with (I_D - I_C). The COMP pin is immediately pulled to ground. The switching regulator is shut off until the soft-start capacitor is discharged below 1.0V. At this moment, the overload latch is reset. The soft-start capacitor is recharged and the converter again undergoes soft-start. The regulator will go through soft-start, overload shutdown and restart until it is no longer overloaded.

If the FB voltage falls below 0.8V because of output overload, then the switching frequency will be reduced. Frequency foldback helps to limit the inductor current when the output is hard shorted to ground.

During normal operation, the soft-start capacitor is charged to 2.4V.

Setting the Output Voltage

The regulator output voltage, $V_{\rm o'}$ is set with an external resistive divider (Figure 1) with its center tap tied to the FB pin. For a given $\mathsf{R}_{_{6}}$ value, $\mathsf{R}_{_{4}}$ can be found by

$$
R_4 = R_6 \left(\frac{V_0}{1.0V} - 1\right) \tag{1}
$$

Setting the Switching Frequency + =

The switching frequency of the SC4525A is set with an external resistor from the ROSC pin to ground.

Minimum On Time Consideration ⋅ \mathbf{m}

=

The operating duty cycle of a non-synchronous step-

down switching regulator in continuous-conduction mode (CCM) is given by −=

$$
D = \frac{V_0 + V_D}{V_{IN} + V_D - V_{CESAT}}
$$
 (2)

where V_{IN} is the input voltage, V_{CESAT} is the switch saturation voltage, and V_{D} is voltage drop across the rectifying diode. −⋅+

In peak current-mode control, the PWM modulating ramp is the sensed current ramp of the power switch. This current ramp is absent unless the switch is turned on. The intersection of this ramp with the output of the voltage feedback error amplifier determines the switch pulse width. The propagation delay time required to immediately turn off the switch after it is turned on is the minimum controllable switch on time (T_{OMIMIN})
-

Closed-loop measurement shows that the SC4525A minimum on time is about 130ns at room temperature ⋅⋅ (Figure 4). If the required switch on time is shorter than the minimum on time, the regulator will either skip cycles or it will jitter.

⋅D⋅ **Minimum On Time vs Temperature**

 Figure 4. Variation of Minimum On Time with Ambient Temperature

To allow for transient headroom, the minimum operating switch on time should be at least 20% to 30% higher than the worst-case minimum on time. on time should be u
:+.

⋅⋅⋅⋅π

Minimum Off Time Limitation

The PWM latch in Figure 2 is reset every cycle by the clock. The clock also turns off the power transistor to refresh the bootstrap capacitor. This minimum off time limits the attainable duty cycle of the regulator at a given switching frequency. The measured minimum off time is 100ns typically. If the required duty cycle is higher than the attainable maximum, then the output voltage will not be able to reach its set value in continuous-conduction mode.

Inductor Selection =

The inductor ripple current for a non-synchronous stepdown converter in continuous-conduction mode is

$$
\Delta I_{L} = \frac{(V_0 + V_{D}) \cdot (1 - D)}{F_{SW} \cdot L_1}
$$
 (3)

where F_{sw} is the switching frequency and L_1 is the inductance.

An inductor ripple current between 20% to 50% of the maximum load current, l_o, gives a good compromise among efficiency, cost and size. Re-arranging Equation (3) and assuming 35% inductor ripple current, the inductor is ⋅ given by ر
س

$$
L_{1} = \frac{(V_{o} + V_{p}) \cdot (1 - D)}{35\% \cdot I_{o} \cdot F_{sw}}
$$
(4)

If the input voltage varies over a wide range, then choose L_1 based on the nominal input voltage. Always verify −1 sased on the nominal input voltage randystical extremes. \circ oltage varie −=

The peak current limit of SC4525A power transistor is at least 3.6A. The maximum deliverable load current for the SC4525A is 3.6A minus one half of the inductor ripple current. minus one half of minus one na 5Δ is 36Δ minus −⋅+

Input Decoupling Capacitor

The input capacitor should be chosen to handle the RMS ripple current of a buck converter. This value is given by capacitor sl \mathbb{R}^2

$$
I_{RMS_CIN} = I_0 \cdot \sqrt{D \cdot (1 - D)}
$$
 (5)

The input capacitance must also be high enough to keep Inc input rapacitance must also be ingit enough to keep in reducing the conductive EMI from the regulator. The input capacitance can be estimated from put capacitance m

$$
C_{IN} > \frac{I_0}{4 \cdot \Delta V_{IN} \cdot F_{SW}} \tag{6}
$$

p the allowable inpu where $\Delta{\sf V}_{_{\sf IN}}$ is the allowable input ripple voltage.

−
← → → → → → → → → → → → → → →

ب
. $\frac{1}{2}$ to sook iz switching inequality. For fight voltage applications, a small ceramic (1 μ F or 2.2 μ F) can be \overline{c} \overline{v} both the ESN and .
satisfy both the ESR and bulk capacitance requirements. α iew risz, and carreasily nandle ingitivity ripple current, $(a few m\Omega)$ and can easily handle high RMS ripple current, Placed in parallel with a low ESR electrolytic capacitor to for 200kHz to 500kHz switching frequency. For high Multi-layer ceramic capacitors, which have very low ESR X5R ceramic capacitor is adequate for 500kHz or higher switching frequency applications, and 10µF is adequate ⋅ ina fi

= **Output Capacitor ⋅** \cdot + \cdot + \cdot

expressed as The output ripple voltage $\Delta{\sf V}_{_{\rm O}}$ of a buck converter can be

$$
\Delta V_0 = \Delta I_L \cdot \left(ESR + \frac{1}{8 \cdot F_{SW} \cdot C_0} \right) \tag{7}
$$

where $\mathsf{C}_{_{\mathrm{O}}}$ is the output capacitance.

the inductor ripple current erefore the highest when V_{IN} is at its maximum.
- p ⋅⋅−= Since the inductor ripple current ΔI_{L} increases as D decreases (Equation (3)), the output ripple voltage is
therefore the kickerty hard' is stitute verions therefore the highest when $\mathsf{V}_{_\mathsf{IN}}$ is at its maximum. $\sqrt{ }$

in the output capacitor is not a concern because the for output filtering in most applications. Ripple current π make content of a water center of an every resulting in very low ripple current. Avoid using Z5U ⋅ ctor current of a buck converter directly t ω+ω+ω+ e inductor current of a buck converter directly feeds $C_{\text{o}'}$ and Y5V ceramic capacitors for output filtering because **The TET CONTROL TEMPERATURE OF CAPACITIES TERMINE TERMINE TERMINE TERMINE TERMINE TERMINE TERMINE TERMINE TERMI** voltage coefficients.
. A 22µF to 47µF X5R ceramic capacitor is found adequate

= **Freewheeling Diode**

π reduces diode reverse recovery input current spikes, Use of Schottky barrier diodes as freewheeling rectifiers easing high-side current sensing in the SC4525A. These

diodes should have an average forward current rating at least 3A and a reverse blocking voltage of at least a few volts higher than the input voltage. For switching regulators operating at low duty cycles (i.e. low output voltage to input voltage conversion ratios), it is beneficial to use freewheeling diodes with somewhat higher average current ratings (thus lower forward voltages). This is because the diode conduction interval is much longer than that of the transistor. Converter efficiency will be improved if the voltage drop across the diode is lower.

The freewheeling diode should be placed close to the SW pin of the SC4525A to minimize ringing due to trace inductance. 20BQ030 (International Rectifier), B320A, B330A (Diodes Inc.), SS33 (Vishay), CMSH3-20MA and CMSH3-40MA (Central-Semi.) are all suitable.

The freewheeling diode should be placed close to the SW pin of the SC4525A on the PCB to minimize ringing due to trace inductance.

Bootstrapping the Power Transistor

The minimum BST-SW voltage required to fully saturate the power transistor is shown in Figure 4, which is about 1.98V at room temperature.

The BST-SW voltage is supplied by a bootstrap circuit powered from either the input or the output of the converter (Figure 5). To maximize efficiency, tie the bootstrap diode to the converter output if V_{o} > 2.5V. Since the bootstrap supply current is proportional to the converter load current (Equation (10), page 14), using a lower voltage to power the bootstrap circuit reduces driving loss and improves efficiency.

For the bootstrap circuit, a fast switching PN diode (such as 1N4148 or 1N914) and a small (0.1 μ F – 0.47 μ F) ceramic capacitor is sufficient for most applications. When bootstrapping from 2.5V to 3.0V output voltages, use a low forward drop Schottky diode (BAT-54 or similar) for D₁. When bootstrapping from high input voltages (>20V), reduce the maximum BST voltage by connecting a Zener diode (D_3) in series with D_1 .

Figure 5. Typical Minimum Bootstrap Voltage required to Saturate Transistor (I_{sw} = -3.9A)

Figure 6. Methods of Bootstrapping the SC4525A

Loop Compensation

The goal of compensation is to shape the frequency response of the converter so as to achieve high DC accuracy and fast transient response while maintaining loop stability.

Figure 7. Block diagram of control loops

The block diagram in Figure 7 shows the control loops of a The block diagram in Figure 7 shows the control loops of a
buck converter with the SC4525A. The inner loop (current loop) consists of a current sensing resistor $(R_s=4.1 \text{ m}\Omega)$ and a current amplifier (CA) with gain $(G_{CA}=28)$. The outer loop (voltage loop) consists of an error amplifier (EA), a PWM modulator, and a LC filter. aliagram in Figure 7 shows the

Since the current loop is internally closed, the remaining since the current loop is internally closed, the remaining
task for the loop compensation is to design the voltage compensator (C₅, R₇, and C₈). n the loop comment
meator (C = R

For a converter with switching frequency F_{SW} output inductance L_{1} , output capacitance C_{o} and loading R, the control (V_c) to output (V_o) transfer function in Figure 7 is given by: ⋅⋅⋅⋅π For a converter with switching frequency

$$
\frac{V_o}{V_c} = \frac{G_{PWM}(1 + sR_{ESR}C_o)}{(1 + s/\omega_p)(1 + s/\omega_n Q + s^2/\omega_n^2)}
$$
(8)

This transfer function has a finite DC gain **Extra** This tra

$$
\mathsf{G}_{\mathsf{PWM}} \approx \frac{\mathsf{R}}{\mathsf{G}_{\mathsf{CA}} \cdot \mathsf{R}_{\mathsf{S}}},
$$

an ESR zero F_z at

$$
\omega_{Z} = \frac{1}{R_{ESR}C_{o}},
$$

a dominant low-frequency pole F_{p} at n. π n[.]

$$
\omega_{\rm p} \approx \frac{1}{\rm RC}_{\rm o},
$$

and double poles at half the switching frequency. π

Ī −= Ī

Including the voltage divider (R_4 and R_6), the control to feedback transfer function is found and plotted in Figure 8 as the converter gain.

Since the converter gain has only one dominant pole at low frequency, a simple Type-2 compensation network is sufficient for voltage loop compensation. As shown in Figure 8, the voltage compensator has a low frequency integrator pole, a zero at F_{Z1} , and a high frequency pole at F_{p1} . The integrator is used to boost the gain at low frequency. The zero is introduced to compensate the excessive phase lag at the loop gain crossover due to the integrator pole (-90deg) and the dominant pole (-90deg). The high frequency pole nulls the ESR zero and attenuates high frequency noise.

Figure 8. Bode plots for voltage loop design

Therefore, the procedure of the voltage loop design for the SC4525A can be summarized as:

(1) Plot the converter gain, i.e. control to feedback transfer function.

(2) Select the open loop crossover frequency, $\mathsf{F}_{\mathsf{C}^{\prime}}$ between 10% and 20% of the switching frequency. At F_{c} , find the required compensator gain, A_c. In typical applications with ceramic output capacitors, the ESR zero is neglected and the required compensator gain at F_c can be estimated by

$$
A_{C} = -20 \cdot \log \left(\frac{1}{G_{CA}R_{S}} \cdot \frac{1}{2\pi F_{C}C_{O}} \cdot \frac{V_{FB}}{V_{O}} \right) \tag{9}
$$

(3) Place the compensator zero, F_{z1} , between 10% and 20% of the crossover frequency, F $_{\rm c}$. \overline{t}

=

(4) Use the compensator pole, F_{p1} , to cancel the ESR zero, F_{z} .

(5) Then, the parameters of the compensation network ⋅ can be calculated by ≈ parameters of the componsation petuer

$$
R_7 = \frac{10^{\frac{A_C}{20}}}{g_m}
$$

\n
$$
C_5 = \frac{1}{2 \pi F_{z1} R_7}
$$

\n
$$
C_8 = \frac{1}{2 \pi F_{p_1} R_7}
$$

where g $_{\rm m}$ =0.28mA/V is the EA gain of the SC4525A.

Example: Determine the voltage compensator for an 800kHz, 12V to 3.3V/3A converter with 47uF ceramic output capacitor.

Choose a loop gain crossover frequency of 80kHz, and place voltage compensator zero and pole at $F_{z_1}=$ 16kHz (20% of F_c), and $F_{p_1}=600$ kHz. From Equation (9), the required compensator gain at F_c is $\frac{1}{2}$ =600kHz. From Equat י
-.
ו π = cond F −600kH

$$
A_{c} = -20 \cdot \log \left(\frac{1}{28 \cdot 4.1 \cdot 10^{-3}} \cdot \frac{1}{2\pi \cdot 80 \cdot 10^{3} \cdot 47 \cdot 10^{-6}} \cdot \frac{1.0}{3.3} \right) = 19dB
$$

Then the compensator parameters are

$$
R_7 = \frac{10^{\frac{19}{20}}}{0.28 \cdot 10^{-3}} = 31.8k
$$

\n
$$
C_5 = \frac{1}{2\pi \cdot 16 \cdot 10^3 \cdot 31.4 \cdot 10^3} = 0.31nF
$$

\n
$$
C_8 = \frac{1}{2\pi \cdot 600 \cdot 10^3 \cdot 31.4 \cdot 10^3} = 8.5pF
$$

Select R₇=31.4k, C₅=0.33nF, and C₈=10pF for the design.

Compensator parameters for various typical applications are listed in Table 5. A MathCAD program is also available upon request for detailed calculation of the compensator parameters. μ _u ϵ , μ μ ϵ , ϵ , ϵ ator parameters fo

Thermal Considerations

For the power transistor inside the SC4525A, the conduction loss $P_{c'}$ the switching loss $P_{sw'}$ and bootstrap circuit loss P $_{_{\rm BST_{i}}}$ can be estimated as follows:

$$
P_{C} = D \cdot V_{CESAT} \cdot I_{O}
$$

\n
$$
P_{SW} = \frac{1}{2} \cdot t_{S} \cdot V_{IN} \cdot I_{O} \cdot F_{SW}
$$

\n
$$
P_{EST} = D \cdot V_{EST} \cdot \frac{I_{O}}{40}
$$
 (10)

where V $_{\rm \scriptscriptstyle BST}$ is the BST supply voltage and t $_{\rm \scriptscriptstyle S}$ is the equivalent switching time of the NPN transistor (see Table 4).

Table 4. Typical switching time

In addition, the quiescent current loss is

$$
P_{Q} = V_{IN} \cdot 2mA \tag{11}
$$

The total power loss of the SC4525A is therefore

$$
P_{\text{TOTAL}} = P_{\text{C}} + P_{\text{SW}} + P_{\text{BST}} + P_{\text{Q}} \tag{12}
$$

The temperature rise of the SC4525A is the product of the total power dissipation (Equation (12)) and θ_A (36°C/W), which is the thermal impedance from junction to ambient .
.for the SOIC-8 EDP package

It is not recommended to operate the SC4525A above 125°C junction temperature. In the applications with high input voltage and high output current, the switching frequency may need to be reduced to meet the thermal requirement.

PCB Layout Considerations

In a step-down switching regulator, the input bypass capacitor, the main power switch and the freewheeling diode carry pulse current (Figure 9). For jitter-free operation, the size of the loop formed by these components should be minimized. Since the power switch is already integrated within the SC4525A, connecting the anode of the freewheeling diode close to the negative terminal of the input bypass capacitor minimizes size of the switched current loop. The input bypass capacitor should be placed close to the IN pin. Shortening the traces of the SW and BST nodes reduces the parasitic trace inductance at these nodes. This not only reduces EMI but also decreases switching voltage spikes at these nodes.

The exposed pad should be soldered to a large ground plane as the ground copper acts as a heat sink for the device. To ensure proper adhesion to the ground plane, avoid using vias directly under the device.

 Figure 9. Heavy lines indicate the critical pulse current loop. The inductance of this loop should be minimized.

Recommended Component Parameters in Typical Applications

Table 5 lists the recommended inductance (L₁) and compensation network (R₇, C₅, C₈) for common input and output voltages. The inductance is determined by assuming that the ripple current is 35% of load current l_o. The compensator parameters are calculated by assuming a 47µF low ESR ceramic output capacitor and a loop gain crossover frequency of F_{SW} /10.

Table 5. Recommended inductance (L₁) and compensator (R₇, C₅, C₈)

Typical Application Schematics

Figure 10. 300kHz 24V to 1.5V/3A Step-down Converter

Figure 11. 1MHz 10V-26V to 3.3V/3A Step-down Converter

Typical Performance Characteristics

(For A 12V to 5V/3A Step-down Converter with 1MHz Switching Frequency)

Figure 12(a). Load Characteristic

Figure 12(b). VIN Start up Transient (I^O =3A)

Figure 12(d). Output Short Circuit (Hiccup)

Outline Drawing - SOIC-8 EDP

Land Pattern - SOIC-8 EDP

Contact Information

Semtech Corporation Power Mangement Products Division 200 Flynn Road, Camarillo, CA 93012 Phone: (805) 498-2111 Fax: (805) 498-3804