# | ANALOG<br>| DEVICES

#### **FEATURES**

**300 MHz Small Signal Bandwidth 200 MHz Large Signal BW (4 V p-p) High Slew Rate: 2200 V/**m**s Low Distortion: –60 dB @ 20 MHz Fast Settling: 15 ns to 0.01% 2.2 nV/**√**Hz Spectral Noise Density** 6**3 V Supply Operation**

#### **APPLICATIONS**

**ADC Input Driver Differential Amplifiers IF/RF Amplifiers Pulse Amplifiers Professional Video DAC Current-to-Voltage Baseband and Video Communications Active Filters/lntegrators/Log Amps**

#### **GENERAL DESCRIPTION**

The AD9624 is one of a family of very high speed and wid bandwidth amplifiers utilizing a voltage feedback architecture. These amplifiers define a new level of performance for voltage feedback amplifiers, especially in the categories of large signal bandwidth, slew rate, settling, low distortion, and low noise.

Proprietary design architectures have resulted in an amplifier family that combines the most attractive attributes of both current feedback and voltage feedback amplifiers. The AD9624 exhibits extraordinarily accurate and fast pulse response characteristics (8 ns settling to 0.1%) as well as extremely wide small and large signal bandwidth previously found only in current feedback amplifiers. When combined with balanced high impedance inputs and low input noise current more common to voltage feedback architectures, the AD9624 offers performance not previously available in a monolithic operational amplifier.

#### **\*Protected by U.S. Patent 5,150,074 and others pending.**

## **Wideband Voltage Feedback Amplifier**

### **AD9624\***

#### **CONNECTION DIAGRAM**



**# OPTIONALCAPACITOR CB CONNECTED HERE DECREASES SETTLING TIME (SEE TEXT).**

**ADESCRIPTION**<br> **CONSUMPLIFIER AMPINITIES**<br> **OBSOLED TREAT AMPLIFIERS**<br> **OR CUITER RAMPLIFIERS**<br> **OR CUITER IN AMPLIFIERS**<br> **OBSOLET AMPLIFIERS**<br> **OBSOLET AMPLIFIERS**<br> **OBSOLET ADESCRIPTION**<br> **OBSOLET ADESCRIPTION**<br> **OBSOL** Other/members of the AD962X amplifier family are the  $\text{AD}9621 \text{ (G} = +1), \text{AD}9622 \text{ (G} = +2), \text{ and the AD}9623$  $\sqrt{G}$  = +4). A sep $\sqrt{G}$  ata sheet is a vailable from Analog Devices for each model. Each generic device has been designed for a different minimum stable gain setting, allowing users flexibility in optimizing system performance. Dynamic performance specifications/such as slew rate, settling/time, and distortion vary from model to model. The table below summarizes key performance attributes for the  $AD962X$  family and  $\ell$ an be used as a selection guide.

The AD9624 is offered in industrial and military temperature ranges. Industrial versions are available in plastic DIP,  $\overline{SOC}$ , and cerdip; MIL versions are packaged in cerdips.

#### **PRODUCT HIGHLIGHTS**

- 1. Wide Large Signal Bandwidth
- 2. High Slew Rate
- 3. Fast Settling
- 4. Low Distortion
- 5. Output Short-Circuit Protected
- 6. Low Intermodulation Distortion of High Frequencies



#### REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703**

# **AD9624–SPECIFICATIONS**

### $$



NOTES

<sup>1</sup>Measured at  $A_V = 21$ .

<sup>2</sup>Measured with a 0.001 µF  $C_B$  capacitor connected across Pins 1 and 8.

Specifications subject to change without notice.

#### **ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**



**3 The Figure 1** Thermal impedances (part soldered on Ceramic DIP  $\theta_{IA} = 100^{\circ}$ C/W;  $\theta_{IC} = 30^{\circ}$  $\theta_{IA} = 100^{\circ}$ C/W;  $\theta_{JC} = 30^{\circ}$ <br> $\theta_{TA} = 125^{\circ}$ C/W;  $\theta_{IC} = 45^{\circ}$ Plastic SOIC:  $\theta_{JA} = 125^{\circ}C/W$ ;  $\theta_{J0}$ <br>Plastic DIP:  $\theta_{TA} = 90^{\circ}C/W$ ;  $\theta_{J0}$  $\dot{\theta}_{IA}$  = 90°C/W;  $\dot{\theta}_{IC}$ <sup>4</sup>Temperature shown is for surface mount devices, mounted by vapor ph

soldering. Throughhole devices (ceramic and plastic DIPs) can be soldered +300°C for 10 seconds.

#### **ORDERING GUIDE**



#### **EXPLANATION OF TEST LEVELS**

#### **Test Level**

- $-100\%$  production tested.
- II 100% production tested at  $+25^{\circ}$ C, and sample tested at specified temperatures. AC testing of "A" grade devices done on sample basis.
- III Sample tested only.
- IV Parameter is guaranteed by design and characterization testing.
- V Parameter is a typical value only.
- VI All devices are 100% production tested at +25°C. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.



#### **THEORY OF OPERATION**

The AD9624 is a wide bandwidth voltage feedback amplifier that is guaranteed for minimum gain stability of  $+6$ . Since its open-loop frequency response follows the conventional 6 dB/ octave roll-off, its gain bandwidth product is basically constant. Increasing its closed-loop gain results in a corresponding decrease in small signal bandwidth. The AD9624 typically maintains a 60 degree unity loop gain phase margin with  $R_F \approx 510 \Omega$ . This high margin minimizes the effects of signal and noise peaking.

#### **Feedback Resistor Choice**

At minimum stable gain (+6), the AD9624 provides optimum dynamic performance with  $R_F$  = 510 Ω. When using this value and following the high speed layout guidelines, a shunt capacitor  $(C_F)$  should not be required. This value for  $R_F$  provides the best combination of wide bandwidth, low peaking, and distortion.

However, if improved gain flatness is desired, a shunt capacitor  $(C_F)$  will provide extra phase margin. This reduces both overshoot and peaking with only a slight reduction of bandwidth.

**OBSOLETE** As an example, if the amplifier exhibits (worst case) peaking of 1.  $\oint d\vec{B}$  with R<sub>G</sub>||R<sub>F</sub> = 85  $\Omega$  (A<sub>V</sub> = 6), then using a C<sub>F</sub> of  $\approx$  0.5/pF(two 1 pF capacitors in series) across R<sub>F</sub> will reduce this  $\delta$ eak $n$ ng to 0 dB. In addition, overshoot, noise, and settling time  $(0.01\%)$  will also improve. This comes at the expense of slightly decreased closed-loop bandwidth due to the R<sub>F</sub> $\times$  C<sub>F</sub>  $time$  constant  $t$ reated.

If the equivalent input capacitance greatly exceeds  $4pF$  (due to source drive or long input traces to the amplifier), then added shunt capacitance  $(C_F)$  will be necessary to maintain stability at minimum gain.

As a rule of thumb, if the product of  $R_F \| R_G \times C_I \leq 300 \times 1$ seconds, then  $C_F$  is not required (for maximum bandwidth applications) and the amplifier's phase margin will maintain about 60°. Generally, this should be the case.

#### **Pulse Response**

Unlike a traditional voltage feedback amplifier in which slew speed is usually dictated by its front end dc quiescent current and gain bandwidth product, the AD9624 provides "on demand" transconductance current that increases proportionally to the input "step" signal amplitude. This results in slew speeds (2000 V/µs) comparable to wideband current feedback designs. This, combined with relatively low input noise current (2.5 pA/ $\sqrt{Hz}$ ), gives the AD9624 the best attributes of both voltage and current feedback amplifiers.

Chip Layout



igure 1. Transimpedance hfiguration

**CI**

Figure 2. Inverting Gain Connection Diagram

**Layout Considerations**



Figure 3. Noninverting Gain Connection Diagram

#### **Bootstrap Capacitor (CB)**

In most applications, the  $C_B$  capacitor should not be required. Under certain conditions, it can be used to further enhance set tling time performance.

**RF**

**CF**

The  $C_B$  capacitor (0.001  $\mu$ F) connects to the internal high impedance nodes of the amplifier. Using this capacitor will reduce the large signal (4 V) step output settling time by 3 ns to 5 ns for 0.05% or greater accuracy. For settling accuracy less than 0.05% or for smaller step sizes, its effect will be less apparent.

Under heavy slew conditions, this capacitor forces the internal signal (initial step) amplitude to be controlled by the "on" (slewed) transistor, preventing its complement from completely turning off. This allows for faster settling time of these (internal) nodes and also the output.

In the frequency domain, total (high frequency) distortion will be approximately the same with or without  $C_B$ . Typically, the 3rd harmonic will be greater than the 2nd without  $C_B$ . This will be reversed with  $C_B$  in place.

#### **APPLICATIONS**

The AD9624 is a voltage feedback amplifier and is well suited for such applications as active filters, and log amplifiers. The device's wide bandwidth (190 MHz), phase margin (65°), low noise current (2.5 pA  $\sqrt{Hz}$ ), and slew rate (2000 V/ $\mu$ s) give higher performance capabilities to these applications over previous voltage feedback designs.

Its settling time of 15 ns to 0.01% and 8 ns to 0.1%, and its low harmonic distortion make it a good for choice for ADC signal amplification. With superb linearity at relatively high signal frequencies, it is an ideal driver for ADCs up to 14 bits.

Transimpedance<br> **Configure 2.** Transimpedance<br>
Configure 2. Investing Gain Connection<br>
Diagram<br>
Diagram<br> As with all wide bandwidth components, printed circuit layout is critical to obtain best dynamic performance with the AD9624. The ground plane in the area of the amplifier/and its associated components should cover as much of the component side of the board as possible for first interior layer of a multilayer surface mount board). The ground plane should be removed  $\frac{1}{2}$  the area of the inputs and  $R<sub>F</sub>$  and  $R<sub>G</sub>$  to minimize stray capacitance at the input. The

same precaution should be used for  $C_B$ , if used. Each powersupply trace should be decoupled close to the package with a 0.1  $\mu$ F ceramic capacitor, plus a 6.8  $\mu$ F tantalum nearby.

All lead lengths for input, output, and feedback resistor should be kept as short as possible. All gain setting resistors should be chosen for low values of parasitic capacitance and inductance, i.e., microwave resistors and/or carbon resistors.

Stripline techniques should be used for lead lengths in excess of one inch. Sockets should be avoided if at all possible because of their high series inductance. If sockets are necessary, individual pin sockets such as AMP p/n 6-330808-3 should be used. These contribute far less stray reactance than molded socket assemblies.

An evaluation board is available from Analog Devices for a nominal charge.



### **AD9624**



PRINTED IN U.S.A. PRINTED IN U.S.A.