Texas Instruments

LMH3401

SBOS695A – AUGUST 2014 – REVISED DECEMBER 2014

LMH3401 7-GHz, Ultra-Wideband, Fixed-Gain, Fully-Differential Amplifier

1 Features

- Excellent Single-Ended to Differential Conversion Performance from DC to 2 GHz
- 7-GHz, –3-dB Bandwidth
- Excellent HD2 and HD3 to 2 GHz:
  - –96 (HD2), –102 (HD3) at 10 MHz
  - –79 (HD2), –77 (HD3) at 500 MHz
  - –64 (HD2), –72 (HD3) at 1 GHz
  - –55 (HD2), –40 (HD3) at 2 GHz
- Best in Class OIP_3 Performance to 2 GHz:
  - 45 dBm at 200 MHz
  - 33 dBm at 1 GHz
  - 24 dBm at 2 GHz
- Fixed Single-Ended to Differential Voltage Gain: 16 dB
- Noise Figure: 9 dB at 200 MHz (R_S = 50 Ω)
- Slew Rate: 18,000 V/µs
- Supports Single-Supply or Split-Supply Operation
- Powered-Down Feature
- Supply Current: 55 mA

2 Applications

- GSPS ADC Drivers
- ADC Drivers for High-Speed Data Acquisition
- ADC Driver for 1-GBPS Ethernet over Microwave
- DAC Buffers
- Wideband Gain Stages
- Single-Ended to Differential Conversions
- Level Shifters

3 Description

The LMH3401 is a very high-performance, differential amplifier optimized for radio frequency (RF), intermediate frequency (IF), or high-speed, time-domain applications. This device is ideal for dc- or ac-coupled applications that require a single-ended to differential conversion when driving an analog-to-digital converter (ADC). The LMH3401 generates very low levels of second-order and third-order distortion when operating in single-ended-input to differential-output or differential-input to differential-output mode.

The on-chip resistors simplify printed circuit board (PCB) implementation and provide the highest performance over the usable bandwidth of 2 GHz. This performance makes the LMH3401 ideal for applications such as test and measurement, broadband communications, and high-speed data acquisition. A common-mode reference input pin is provided to align the amplifier output common-mode with the ADC input requirements. Use this device with power supplies between 3.3 V and 5.0 V; dual-supply operation is supported when required by the application.

This level of performance is achieved at a very low power level of 275 mW when a 5.0-V supply is used. A power-down feature is also available for power savings. The LMH3401 is fabricated in Texas Instruments' advanced complementary BiCMOS process and is available in a space-saving, 14-lead UQFN package with a specified operating temperature range of –40°C to 85°C.

Device Information[1]

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LMH3401	UQFN (14)	2.50 mm × 2.50 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

LMH3401 Driving an ADC12J4000

Distortion Products vs Frequency

R_L = 200 Ω, V_{OUT} = 2 V_{PP}

Table of Contents

4 Revision History

5   Device Comparison Table

DEVICE	BW (A_V = 12 dB)	DISTORTION	NOISE
LMH5401	6.2 GHz	–80-dBc HD2, –77-dBc HD3 at 500 MHz	1.25 nV/$\sqrt{Hz}$
LMH6554	1.6 GHz	–79-dBc HD2, –70-dBc HD3 at 250 MHz	0.9 nV/$\sqrt{Hz}$
LMH6552	0.8 GHz	–74-dBc HD2, –84-dBc HD3 at 70 MHz	1.1 nV /$\sqrt{Hz}$

6   Pin Configuration and Functions

RMS Package
UQFN-14
(Top View)

Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
CM	2	I	Output common-mode voltage control input pin
GND	11, 14	P	Ground. This ground does not impact the signal path, this pin is the reference for the digital input pin (PD).
IN–	5	I	Inverting input pin
IN+	6	I	Noninverting input pin
NC	4, 7	—	No internal connection
OUT–	12	O	Inverting output pin
OUT+	13	O	Noninverting output pin
PD	9	I	Power down. High (> GND + 1.2 V) = low-power (sleep) mode. Low (< GND + 0.9 V) = active.
VS–	3, 8	P	Power-supply pins, negative rail
VS+	1, 10	P	Power-supply pins, positive rail

Product Folder Links: LMH3401

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

		MIN	MAX	UNIT
Voltage	Power supply		5.5	V
	Input voltage range	VS– – 0.7	VS+ + 0.7	V
Current	Input current, IN+, IN–		10	mA
	Output current (sourcing or sinking) OUT+, OUT–		100	mA
Continuous power dissipation		See Thermal Information		
Temperature	Maximum junction temperature, T_J		150	°C
	Maximum junction temperature, continuous operation, long-term reliability		125	°C
	Operating free-air, T_A	–40	85	°C
	Storage, T_{stg}	–40	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001[1]	±2500	V
		Charged device model (CDM), per JEDEC specification JESD22-C101[2]	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply voltage (V_S = VS+ – VS–)	3.15	5	5.25	V
Operating junction temperature, T_J	–40		125	°C
Ambient operating air temperature, T_A	–40	25	85	°C

7.4 Thermal Information

THERMAL METRIC[1]		LMH3401	UNIT
		RMS (UQFN)	
		14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	101	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	51	
$R_{\theta JB}$	Junction-to-board thermal resistance	61	
ψ_{JT}	Junction-to-top characterization parameter	4.2	
ψ_{JB}	Junction-to-board characterization parameter	61	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

7.5 Electrical Characteristics: V_S = 5 V

Test conditions are at T_A = 25°C, VS+ = 2.5 V, VS– = –2.5 V, V_{CM} = 0 V, R_L = 200-Ω differential, G = 16 dB, single-ended input and differential output, and input and output referenced to midsupply, unless otherwise noted. Measured using an evaluation module (EVM) as discussed in the section.

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	TEST LEVEL[1]
AC PERFORMANCE							
Small-signal bandwidth	V_O = 200 mV_{PP} [2]			7		GHz	C
Large-signal bandwidth	V_O = 2 V_{PP}			4		GHz	C
Bandwidth for 0.1-dB flatness	V_O = 2 V_{PP}			700		MHz	C
Slew rate	V_O = 2-V step			18000		V/µs	C
Rise time	V_O = 1-V step			80		ps	C
Fall time	V_O = 1-V step			80		ps	C
Settling time to 1%	V_O = 2-V step			1		ns	C
Input return loss, s11	See *S-Parameters* section, f < 1 GHz			–20		dB	C
Output return loss, s22	See *S-Parameters* section, f < 1 GHz			–20		dB	C
Reverse isolation, s12	See *S-Parameters* section, f < 1 GHz			–65		dB	C
Second-order harmonic distortion	f = 10 MHz, V_O = 2 V_{PP}			–96		dBc	C
	f = 500 MHz, V_O = 2 V_{PP}			–79		dBc	C
	f = 1 GHz, V_O = 2 V_{PP}			–64		dBc	C
	f = 2 GHz, V_O = 2 V_{PP}			–55		dBc	C
Third-order harmonic distortion	f = 10 MHz, V_O = 2 V_{PP}			–102		dBc	C
	f = 500 MHz, V_O = 2 V_{PP}			–77		dBc	C
	f = 1 GHz, V_O = 2 V_{PP}			–72		dBc	C
	f = 2 GHz, V_O = 2 V_{PP}			–40		dBc	C
Second-order intermodulation distortion	f = 10 MHz, V_O = 1 V_{PP} per tone			–90		dBc	C
	f = 500 MHz, V_O = 1 V_{PP} per tone			–77		dBc	C
	f = 1 GHz, V_O = 1 V_{PP} per tone			–71		dBc	C
	f = 2 GHz, V_O = 1 V_{PP} per tone			–56		dBc	C
Third-order intermodulation distortion	f = 10 MHz, V_O = 1 V_{PP} per tone			–101		dBc	C
	f = 500 MHz, V_O = 1 V_{PP} per tone			–86		dBc	C
	f = 1 GHz, V_O = 1 V_{PP} per tone			–73		dBc	C
	f = 2 GHz, V_O = 1 V_{PP} per tone			–52		dBc	C
1-dB compression point	f = 200 MHz, power measured at amplifier			13		dBm	C
Output third-order intercept point	At device outputs, f = 200 MHz			45		dBm	C
	At device outputs, f = 1000 MHz			33		dBm	C
Input-referred voltage noise	f > 1 MHz			1.4		nV/√Hz	C
Noise figure	50-Ω, single-ended source	f = 200 MHz		9		dB	C
		f = 1 GHz		9.4		dB	C
Overdrive recovery	Overdrive = ±0.5 V			300		ps	C
Output balance error	f = 1000 MHz			45		dBc	C
Output impedance	At dc		16	20	24	Ω	A

(1) Test levels: (A) 100% tested at 25°C. Overtemperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

(2) All output voltages are specified as differential voltages unless otherwise noted. Output differential voltage is defined as V_O = (V_{O+} – $V_{O–}$).

Electrical Characteristics: V$_S$ = 5 V (continued)

Test conditions are at T$_A$ = 25°C, VS+ = 2.5 V, VS– = –2.5 V, V$_{CM}$ = 0 V, R$_L$ = 200-Ω differential, G = 16 dB, single-ended input and differential output, and input and output referenced to midsupply, unless otherwise noted. Measured using an evaluation module (EVM) as discussed in the section.

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	TEST LEVEL[1]
DC PERFORMANCE							
Gain	50-Ω single-ended source, with external 50-Ω termination		15.4	16	16.6	dB	A
	100-Ω differential source, external termination			12		dB	C
Differential output offset	T$_A$ = 25°C			±2	±20	mV	A
	T$_A$ = –40°C to 85°C			±4		mV	C
Differential output offset temperature drift				4		µV/°C	C
Common-mode rejection ratio	T$_A$ = 25°C			72		dBc	C
INPUT							
Differential input resistance			22	25	29	Ω	A
Single ended input resistance	With external 50-Ω resistor on INN to ground		45	50	55	Ω	A
Input common-mode range low	Inputs shorted together, V$_{CM}$ = 2.5 V			VS– – 0.7	VS– + 0.2	V	A
Input common-mode range high	Inputs shorted together, V$_{CM}$ = 2.5 V		VS+ – 1.3	VS+ – 1.2		V	A
OUTPUT							
Output voltage range high	Measured single-ended	T$_A$ = 25°C	VS+ – 1.3	VS+ – 1.1		V	A
		T$_A$ = –40°C to 85°C		VS+ – 1.2		V	C
Output voltage range low	Measured single-ended	T$_A$ = 25°C	VS– + 1.3	VS– + 1.1		V	A
		T$_A$ = –40°C to 85°C		VS– + 1.2		V	C
Differential output voltage				5.6		V$_{PP}$	C
Differential output current drive	V$_O$ = 0 V		40	50		mA	A
OUTPUT COMMON-MODE VOLTAGE CONTROL							
V$_{CM}$ small-signal bandwidth	V$_{OUT\_CM}$ = 200 mV$_{PP}$			3.3		GHz	C
V$_{CM}$ slew rate	V$_{OUT\_CM}$ = 500 mV$_{PP}$			2900		V/µs	C
V$_{CM}$ voltage range low	Differential gain shift < 1 dB			VS– + 1.6	VS– + 2.0	V	A
V$_{CM}$ voltage range high	Differential gain shift < 1 dB		VS+ – 2.0	VS+ – 1.6		V	A
V$_{CM}$ gain	V$_{CM}$ = 0 V		0.98	1.0	1.01	V/V	A
V$_{OUT\_CM}$ output common-mode offset from V$_{CM}$ input voltage [3]	V$_{CM}$ = 0 V			–27		mV	C
V$_{CM}$ temperature drift				–13.6		µV/°C	C
POWER SUPPLY							
Quiescent current	T$_A$ = 25°C		50	55	62	mA	A
Power-supply rejection ratio	VS+		60	84		dB	A
	VS–		50	75		dB	A
POWER DOWN							
Enable or disable voltage threshold	Device powers on below 0.8 V, device powers down above 1.2 V		0.9	1.1	1.2	V	A
Power-down quiescent current			1	3	6	mA	A
PD bias current	PD = 2.5 V			10	±100	µA	C
Turn-on time delay	Time to V$_O$ = 90% of final value			10		ns	C
Turn-off time delay	Time to V$_O$ = 10% of original value			10		ns	C

(3) V$_{OUT\_CM}$ = (OUT+ + OUT–) / 2 and is set by the CM pin VOUT_CM ≈ VCM.

Product Folder Links: *LMH3401*

7.6 Electrical Characteristics: V_S = 3.3 V

Test conditions are at T_A = 25°C, VS+ = 1.65 V, VS– = –1.65 V, V_{CM} = 0 V, R_L = 200-Ω differential, G = 16 dB, single-ended input and differential output, and input and output referenced to midsupply, unless otherwise noted. Measured using an EVM as discussed in the section.

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	TEST LEVEL[1]
AC PERFORMANCE							
Small-signal bandwidth	V_O = 200 mV_{PP}			6.5		GHz	C
Large-signal bandwidth	V_O = 1 V_{PP}			4		GHz	C
Bandwidth for 0.1-dB flatness	V_O = 1 V_{PP}			700		MHz	C
Slew rate	V_O = 1-V step			17600		V/μs	C
Rise time	V_O = 1-V step			90		ps	C
Fall time	V_O = 1-V step			90		ps	C
Input return loss, s11	See *S-Parameters* section, f < 1 GHz			–20		dB	C
Output return loss, s22	See *S-Parameters* section, f < 1 GHz			–20		dB	C
Reverse isolation, s12	See *S-Parameters* section, f < 1 GHz			–65		dB	C
Second-order harmonic distortion	f = 10 MHz, V_O = 1 V_{PP}			–97		dBc	C
	f = 500 MHz, V_O = 1 V_{PP}			–74		dBc	C
	f = 1 GHz, V_O = 1 V_{PP}			–59		dBc	C
	f = 2 GHz, V_O = 1 V_{PP}			–48		dBc	C
Third-order harmonic distortion	f = 10 MHz, V_O = 1 V_{PP}			–100		dBc	C
	f = 500 MHz, V_O = 1 V_{PP}			–66		dBc	C
	f = 1 GHz, V_O = 1 V_{PP}			–56		dBc	C
	f = 2 GHz, V_O = 1 V_{PP}			–49		dBc	C
Second-order intermodulation distortion	f = 10 MHz, V_O = 0.5 V_{PP} per tone			–95		dBc	C
	f = 500 MHz, V_O = 0.5 V_{PP} per tone			–81		dBc	C
	f = 1 GHz, V_O = 0.5 V_{PP} per tone			–72		dBc	C
	f = 2 GHz, V_O = 0.5 V_{PP} per tone			–60		dBc	C
Third-order intermodulation distortion	f = 10 MHz, V_O = 0.5 V_{PP} per tone			–100		dBc	C
	f = 500 MHz, V_O = 0.5 V_{PP} per tone			–86		dBc	C
	f = 1 GHz, V_O = 0.5 V_{PP} per tone			–78		dBc	C
	f = 2 GHz, V_O = 0.5 V_{PP} per tone			–56		dBc	C
Output third-order intercept point	At device outputs, f = 10 MHz			39.5		dBm	C
	At device outputs, f = 1000 MHz			31		dBm	C
Input-referred voltage noise	f > 1 MHz			1.4		nV/√Hz	C
Noise figure	50-Ω, single-ended source	f = 200 MHz		9		dB	C
		f = 1 GHz		9.4		dB	C
Overdrive recovery	Overdrive = ±0.5 V			400		ps	C
Output impedance	f = 100 MHz		16	20	24	Ω	A

(1) Test levels: (A) 100% tested at 25°C. Overtemperature limits by characterization and simulation. (B) Limits set by characterization and simulation. (C) Typical value only for information.

Electrical Characteristics: V$_S$ = 3.3 V (continued)

Test conditions are at T$_A$ = 25°C, VS+ = 1.65 V, VS– = –1.65 V, V$_{CM}$ = 0 V, R$_L$ = 200-Ω differential, G = 16 dB, single-ended input and differential output, and input and output referenced to midsupply, unless otherwise noted. Measured using an EVM as discussed in the section.

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT	TEST LEVEL[1]
DC PERFORMANCE							
Gain	50-Ω, single-ended source with external 50-Ω termination		15.4	16	16.6	dB	A
	100-Ω differential source, external termination			12		dB	C
Differential output offset voltage	T$_A$ = 25°C			±2	±20	mV	A
	T$_A$ = –40°C to 85°C			±4		mV	C
Differential output voltage drift				3.6		µV/°C	C
Common-mode rejection ratio				–72		dB	A
INPUT							
Differential input resistance			22	25	29	Ω	A
Single-ended input resistance	With external 50-Ω resistor on INN to ground		45	50	55	Ω	A
Input common-mode range low	Inputs shorted together			VS– – 0.3	VS– + 0.2	V	A
Input common-mode range high	Inputs shorted together		VS+ – 1.5	VS+ –1.6		V	A
OUTPUT							
Output voltage range high	Measured single-ended	T$_A$ = 25°C	VS+ – 1.2	VS+ – 0.95		V	A
		T$_A$ = –40°C to 85°C		VS+ – 1.05		V	C
Output voltage range low	Measured single-ended	T$_A$ = 25°C	VS– + 1.2	VS– + 0.95		V	A
		T$_A$ = –40°C to 85°C		VS– + 1.05		V	C
Differential output voltage				2.8		V$_{PP}$	C
Differential output current drive	V$_O$ = 0 V		30	40		mA	A
OUTPUT COMMON-MODE VOLTAGE CONTROL							
V$_{CM}$ small-signal bandwidth	V$_{OUT\_CM}$ = 200 mV$_{PP}$			3		GHz	C
V$_{CM}$ slew rate	V$_{OUT\_CM}$ = 500 mV$_{PP}$			2600		V/µs	C
V$_{CM}$ voltage range low	Differential gain shift < 1 dB			VS– + 1.35	VS– + 1.55	V	A
V$_{CM}$ voltage range high	Differential gain shift < 1 dB		VS+ – 1.55	VS+ – 1.35		V	A
V$_{CM}$ gain	V$_{CM}$ = 0 V		0.98	1.0	1.01	V/V	A
Output common-mode offset from V$_{CM}$ input	V$_{CM}$ = 0 V			–7		mV	C
Common-mode voltage drift				–34.6		µV/°C	C
POWER SUPPLY							
Quiescent current	T$_A$ = 25°C		49	54	60	mA	A
Power-supply rejection ratio	VS+		60	84		dB	A
	VS–		50	75		dB	A
POWER-DOWN							
Enable or disable voltage threshold	Device powers on below 0.8 V, device powers down above 1.2 V		1.0	1.1	1.2	V	A
Power-down quiescent current			1	1.6	5	mA	A
PD bias current	PD = 2.5 V			10	±100	µA	C
Turn-on time delay	Time to V$_O$ = 90% of final value			10		ns	C
Turn-off time delay	Time to V$_O$ = 10% of original value			10		ns	C

Product Folder Links: *LMH3401*

7.7 Typical Characteristics

At T_A = 25°C, split supplies, V_{CM} = 0 V, R_L = 200-Ω differential (R_{OUT} = 40 Ω each), G = 16 dB, single-ended input and differential output, and input and output pins referenced to midsupply, unless otherwise noted. Measured using an EVM as discussed in the *Parameter Measurement Information* section (see Figure 49 to Figure 53).


V_S = ±2.5 V, VOUT_AMP = 0.4 V_{PP}

Figure 1. Frequency Response Single-Ended Input

External 37.5-Ω input matching resistors, VOUT_AMP = 0.4 V_{PP}, gain = 12 dB, see Figure 57, V_S = ±1.65 V and ±2.5 V

Figure 2. Frequency Response Differential Input

No input matching resistors, VOUT_AMP = 0.2 V_{PP}, net gain = 14 dB, V_S = ±2.5 V

Figure 3. Frequency Response Differential Input

Single-ended input, VOUT_AMP = 1 V_{PP}

Figure 4. 1-V_{PP} Frequency Response vs Supply Voltage

V_S = ±2.5 V, VOUT_AMP = 4 V_{PP}

Figure 5. Large-Signal Frequency Response (Single-Ended Input)

V_S = ±2.5 V, VOUT_AMP = 1 V_{PP}

Figure 6. Frequency Response vs Temperature

Product Folder Links: *LMH3401*

## Typical Characteristics (continued)

At T_A = 25°C, split supplies, V_{CM} = 0 V, R_L = 200-Ω differential (R_{OUT} = 40 Ω each), G = 16 dB, single-ended input and differential output, and input and output pins referenced to midsupply, unless otherwise noted. Measured using an EVM as discussed in the *Parameter Measurement Information* section (see Figure 49 to Figure 53).

V_S = ±2.5 V, VOUT_AMP = 1 V_{PP},
capacitance at DUT output pins

Figure 7. Frequency Response with Capacitive Load

V_S = ±1.65 V, VOUT_AMP = 1 V_{PP},
capacitance at DUT output pins

Figure 8. Frequency Response with Capacitive Load

V_S = ±2.5 V, VOUT_AMP = 200 mV_{PP}

Figure 9. S-Parameters (±2.5-V Supply)

V_S = ±1.65 V, VOUT_AMP = 200 mV_{PP}

Figure 10. S-Parameters (3.3-V Supply)

V_S = ±2.5 V, VOUT_AMP = 100 mV_{PP}

Figure 11. Common-Mode Frequency Response

V_S = ±1.65 V, VOUT_AMP = 100 mV_{PP}

Figure 12. Common-Mode Frequency Response

Typical Characteristics (continued)

At T_A = 25°C, split supplies, V_{CM} = 0 V, R_L = 200-Ω differential (R_{OUT} = 40 Ω each), G = 16 dB, single-ended input and differential output, and input and output pins referenced to midsupply, unless otherwise noted. Measured using an EVM as discussed in the *Parameter Measurement Information* section (see Figure 49 to Figure 53).


V_S = ±2.5 V, VOUT_AMP = 2 V_{PP}

Figure 13. HD2 and HD3 (±2.5-V Supply)

V_S = ±2.5 V, VOUT_AMP = 2 V_{PP}, R_{LOAD} = 100 Ω

Figure 14. HD2 and HD3 (±2.5-V Supply, 100-Ω Load)

V_S = ±2.5 V, VOUT_AMP = 2 V_{PP}, f = 1 GHz

Figure 15. HD2 and HD3 vs Temperature

V_S = ±1.65 V, VOUT_AMP = 1 V_{PP}

Figure 16. HD2 and HD3 (3.3-V V_S)

V_S = ±1.65 V, VOUT_AMP = 1 V_{PP}, f = 1 GHz

Figure 17. HD2 and HD3 vs Temperature

V_S = ±2.5 V, f = 200 MHz, VOUT_AMP = 2 V_{PP}

Figure 18. HD2 and HD3 vs Output Common-Mode Voltage

Product Folder Links: *LMH3401*

Typical Characteristics (continued)

At T_A = 25°C, split supplies, V_{CM} = 0 V, R_L = 200-Ω differential (R_{OUT} = 40 Ω each), G = 16 dB, single-ended input and differential output, and input and output pins referenced to midsupply, unless otherwise noted. Measured using an EVM as discussed in the *Parameter Measurement Information* section (see Figure 49 to Figure 53).

V_S = ±1.65 V, f = 200 MHz, VOUT_AMP = 1 V_{PP}

Figure 19. HD2 and HD3 vs Output Common-Mode Voltage

V_S = ±2.5 V, f = 1000 MHz, VOUT_AMP = 2 V_{PP}

Figure 20. HD2 and HD3 vs Output Common-Mode Voltage

V_S = ±1.65 V, f = 1000 MHz, VOUT_AMP = 1 V_{PP}

Figure 21. HD2 and HD3 vs Output Common-Mode Voltage

V_S = ±2.5 V, f = 200 MHz, VOUT_AMP = 2 V_{PP}

Figure 22. HD2 and HD3 vs Input Common-Mode Voltage

V_S = ±1.65 V, f = 200 MHz, VOUT_AMP = 1 V_{PP}

Figure 23. HD2 and HD3 vs Input Common-Mode Voltage

V_S = ±2.5 V, f = 500 MHz, VOUT_AMP = 2 V_{PP}

Figure 24. HD2 and HD3 vs Input Common-Mode Voltage

Product Folder Links: *LMH3401*

Typical Characteristics (continued)

At T_A = 25°C, split supplies, V_{CM} = 0 V, R_L = 200-Ω differential (R_{OUT} = 40 Ω each), G = 16 dB, single-ended input and differential output, and input and output pins referenced to midsupply, unless otherwise noted. Measured using an EVM as discussed in the *Parameter Measurement Information* section (see Figure 49 to Figure 53).


V_S = ±1.65 V, f = 500 MHz, VOUT_AMP = 1 V_{PP}

Figure 25. HD2 and HD3 vs Input Common-Mode Voltage

V_S = ±2.5 V, f = 1 GHz, VOUT_AMP = 2 V_{PP}

Figure 26. HD2 and HD3 vs Input Common-Mode Voltage

V_S = ±1.65 V, f = 1 GHz, VOUT_AMP = 1 V_{PP}

Figure 27. HD2 and HD3 vs Input Common-Mode Voltage

V_S = ±2.5 V, V_{OUT_AMP} = 1 V_{PP} per tone,

Figure 28. Intermodulation Distortion vs Frequency

V_S = ±2.5 V, V_{OUT_AMP} = 1 V_{PP} per tone, R_{LOAD} = 100 Ω

Figure 29. Intermodulation Distortion vs Frequency (100-Ω Load)

V_S = ±1.65 V, V_{OUT_AMP} = 0.5 V_{PP} per tone

Figure 30. Intermodulation Distortion vs Frequency

Typical Characteristics (continued)

At T_A = 25°C, split supplies, V_{CM} = 0 V, R_L = 200-Ω differential (R_{OUT} = 40 Ω each), G = 16 dB, single-ended input and differential output, and input and output pins referenced to midsupply, unless otherwise noted. Measured using an EVM as discussed in the *Parameter Measurement Information* section (see Figure 49 to Figure 53).

V_S = ±2.5 V, power measured at amplifier

Figure 31. Intermodulation Distortion (f = 200 MHz)

V_S = ±2.5 V, power measured at amplifier

Figure 32. Intermodulation Distortion (f = 500 MHz)

V_S = ±2.5 V, power measured at amplifier

Figure 33. Intermodulation Distortion (f = 1000 MHz)

V_S = ±2.5 V

Figure 34. Input-Referred Voltage Noise

V_S = ±2.5 V

Figure 35. Noise Figure vs Frequency

V_S = ±2.5 V, VOUT_AMP

Figure 36. Pulse Response for Various V_O

Product Folder Links: *LMH3401*

Typical Characteristics (continued)

At T_A = 25°C, split supplies, V_{CM} = 0 V, R_L = 200-Ω differential (R_{OUT} = 40 Ω each), G = 16 dB, single-ended input and differential output, and input and output pins referenced to midsupply, unless otherwise noted. Measured using an EVM as discussed in the *Parameter Measurement Information* section (see Figure 49 to Figure 53).


V_S = ±2.5 V, VOUT_AMP, V_{CM} = (V_{O+} + V_{O-}) / 2

Figure 37. Pulse Response Common-Mode

V_S = ±1.65 V, VOUT_AMP

Figure 38. Pulse Response for Various V_O

V_S = ±1.65 V, VOUT_AMP

Figure 39. Pulse Response Common-Mode

Differential input

Figure 40. CMRR (Sdc21)

Single-ended input, differential output

Figure 41. Balance Error (Scd21)

Common-mode input, common-mode output,
R_S = 25 Ω, R_L = 50 Ω

Figure 42. Common-Mode Frequency Response (Scc21)

Typical Characteristics (continued)

At T_A = 25°C, split supplies, V_{CM} = 0 V, R_L = 200-Ω differential (R_{OUT} = 40 Ω each), G = 16 dB, single-ended input and differential output, and input and output pins referenced to midsupply, unless otherwise noted. Measured using an EVM as discussed in the *Parameter Measurement Information* section (see Figure 49 to Figure 53).

Figure 43. Power-Down Timing

Figure 44. Overdrive Recovery

Figure 45. Gain Drift vs Temperature

Figure 46. Supply Current vs Temperature

Figure 47. Differential Offset Voltage vs Temperature

Figure 48. Common-Mode Offset Voltage vs Temperature

Product Folder Links: *LMH3401*

8 Parameter Measurement Information

8.1 Output Reference Points

The LMH3401 has on-chip output load resistors. When matching the output to a 100-Ω load, the evaluation module (EVM) uses external 40-Ω resistors to complete the output matching. Having on-chip output resistors creates two potential reference points for measuring the output voltage. The amplifier output pins are one output reference point (OUT_AMP). The other output reference point is the point at the matched 100-Ω load (OUT_LOAD). These points are illustrated in Figure 49 to Figure 53; see the *Test Schematics* section.

Most measurements in the *Electrical Characteristics* tables and in the *Typical Characteristics* are measured with reference to the OUT_AMP reference point. The conversion between reference points is a straightforward correction of 3 dB for power and 6 dB for voltage, as shown in Equation 1. The measurements are referenced to OUT_AMP when not specified.

$$VOUT\_LOAD = (VOUT\_AMP - 6\ dB); \text{ and } POUT\_LOAD = (POUT\_AMP - 3\ dB) \tag{1}$$

8.2 ATE Testing and DC Measurements

All production testing and ensured dc parameters are measured on automated test equipment capable of dc measurements only. Measurements such as output current sourcing and sinking are made in reference to the device output pins. Some measurements such as voltage gain are referenced to the output of the internal amplifier and do not include losses attributed to the on-chip output resistors. The *Electrical Characteristics* table conditions specify these conditions. When the measurement is referred to the amplifier output, then the output resistors are not included in the measurement. If the measurement is referred to the device pins, then the output resistor loss is included in the measurement.

8.3 Frequency Response

This test is run with both single-ended inputs and differential inputs.

For tests with single-ended inputs, the standard EVM is used with no changes; see Figure 49. In order to provide a matched input, the unused input requires a broadband 50-Ω termination to be connected. When using a four-port network analyzer, the unused input can either be terminated with a broadband load, or can be connected to the unused input on the four-port analyzer. The network analyzer provides proper termination. A network analyzer is connected to the input and output of the EVM with 50-Ω coaxial cables and is set to measure the forward transfer function (s21). The input signal frequency is swept with the signal level set for the desired output amplitude.

The LMH3401 is fully symmetrical, either input (IN+ or IN–) can be used for single-ended inputs. The unused input must be terminated.

For tests with differential inputs, the same setup for single-ended inputs is used except all four connectors are connected to a network analyzer port. Measurements are made in either true differential mode on the Rohde & Schwarz® network analyzer or in calculated differential mode. In both cases, the differential inputs are each driven with a 50-Ω source. External resistors are recommended if a matched condition is desired because the LMH3401 does not provide an input match for 100-Ω differential sources. Both unterminated (Figure 50) and terminated (Figure 51) differential input measurements are included in this data sheet. The termination is clearly marked in the figure conditions.

8.4 S-Parameters

The standard EVM is used for all s-parameter measurements. All four ports are used or are terminated with 50 Ω, as in the *Frequency Response* section.

8.5 Frequency Response with Capacitive Load

The standard EVM is used and the capacitive load is soldered to the inside pads of the 40-Ω matching resistors (on the DUT side). This this configuration, the on-chip, 10-Ω resistors isolate the capacitive load from the amplifier output pins. The test schematic for capacitive load measurements is illustrated in Figure 52.

8.6 Distortion

The standard EVM is used for measuring single-tone harmonic distortion and two-tone intermodulation distortion. All distortion is measured with single-ended input signals; see Figure 53. In order to interface with single-ended test equipment, external baluns are required between the EVM output ports and the test equipment. The *Typical Characteristics* plots were created using Marki™ baluns, model number BAL-0010. These baluns are used to combine two tones in the two-tone tests. For distortion measurements the same termination must be used on both input pins. When a filter is used on the driven input port, the same filter and a broadband load is used to terminate the other input. When the signal source is a broadband controlled impedance, then only a broadband controlled impedance is required to terminate the unused input.

8.7 Noise Figure

The standard EVM is used with a single-ended input and the Marki balun on the output. The noise figure is based on an active input match provided by the on-chip resistor network.

8.8 Pulse Response, Slew Rate, Overdrive Recovery

The standard EVM is used for time-domain measurements. The input is single-ended while the differential outputs are routed directly to the oscilloscope inputs. The differential signal response is calculated from the two separate oscilloscope inputs. In addition, the common-mode response is also captured in this configuration.

8.9 Power Down

The standard EVM is used with the shorting block on jumper JPD removed completely. A high-speed, 50-Ω pulse generator is used to drive the PD pin while the output signal is measured by viewing the output signal (such as a 250-MHz sine wave).

8.10 V_{CM} Frequency Response

The standard EVM is used with R_{cm+} and $R_{cm–}$ removed and a new resistor installed at R_{tcm} = 49.9 Ω; C17. A network analyzer is connected to the V_{CM} input of the EVM and the EVM outputs are connected to the network analyzer with 50-Ω coaxial cables. Set the network analyzer analysis settings to single-ended input and differential output. Measure the output common-mode with respect to the single-ended input (Scs21). The input signal frequency is swept with the signal level set for 100 mV (–16 dBm). Note that the common-mode control circuit gain is one.

8.11 Test Schematics

Figure 49. Test Schematic: Single-Ended Input, Differential Output

Figure 50. Test Schematic: Differential Input, No Input Match

Figure 51. Test Schematic: Differential Input, Input Matched to 100-Ω Differential

Note that in Figure 50, even though the amplifier gain is A_V = 200 / 12.5 = 16 V/V (or 24 dB) there is a significant loss at the input resulting from the low input impedance. With 50-Ω test equipment this loss is 12.5 / (50 + 12.5) = 0.2 V/V (or –10 dB). The loss created by the low input impedance puts the net gain for this circuit at 14 dB, only slightly higher than the gain for the fully-terminated configuration of 12 dB. In most applications the external input termination resistors are worth the cost.

Product Folder Links: *LMH3401*

Test Schematics (continued)

Figure 52. Test Schematic for Capacitive Load

Figure 53. Test Schematic for Harmonic Distortion

9 Detailed Description

9.1 Overview

The LMH3401 is a very high-performance, differential amplifier optimized for radio frequency (RF) and intermediate frequency (IF) or high-speed, time-domain applications with signal bandwidths up to 2 GHz. The device is ideal for dc- or ac-coupled applications that may require a single-ended to differential conversion when driving an analog-to-digital converter (ADC). The necessary feedback (R_F) and gain set (R_G) resistors are fabricated on the device silicon and provide 16 dB of gain when configured for single-ended inputs driven from a 50-Ω source. When used in a fully-differential configuration, 12 dB is obtained when matching the input to a 100-Ω differential. The on-chip resistors simplify PCB implementation and ensure the highest performance over the useable bandwidth of 2 GHz.

A common-mode reference input pin is provided to align the amplifier output common-mode with the ADC input requirements. Power supplies between 3.3 V and 5.0 V can be selected and dual-supply operation is supported when required by the application. A power-down feature is also available for power savings.

In addition to the on-chip feedback resistors, the LMH3401 offers two on-chip termination resistors, one for each output with values of 10 Ω each. For most load conditions the 10-Ω resistors are only a partial termination, consequently external termination resistors are required in most applications. Some common load values and the matching resistors; see Table 1.

9.2 Functional Block Diagram

## 9.3 Feature Description

The LMH3401 includes the following features:
*   Fully-differential amplifier
*   Fixed gain with on-chip resistors
*   Output common-mode control
*   Single- or split-supply operation
*   Small-signal bandwidth of 7 GHz
*   Linear bandwidth of 2 GHz
*   Power down

9.3.1 Fully-Differential Amplifier

The LMH3401 is a voltage feedback (VFA)-based fully-differential amplifier (FDA) offering a 7-GHz signal bandwidth with on-chip gain set and feedback resistors. The core differential amplifier is a slightly decompensated voltage feedback design with a high slew rate, and best-in-class linearity up to 2 GHz. The on-chip feedback network provides a gain of 16 dB when used as a single-ended amplifier or 12 dB when used as a differential amplifier and matched to a 100-Ω source with external, series 37.5-Ω resistors.

Product Folder Links: *LMH3401*

Feature Description (continued)

Like all FDA devices, the output average voltage (common-mode) is controlled by a separate common-mode loop. The target for this output average is set by the V_{CM} input pin. The V_{OCM} range extends from 1.1 V below the mid-supply voltage to 1.1 V above the mid-supply voltage when using a 5-V supply. Note that on a 3.3-V supply the output common-mode range is quite small. For applications using a 3.3-V supply voltage, the output common-mode must remain very close to the mid-supply voltage.

The input common-mode voltage offers more flexibility than the output common-mode voltage. The input common-mode range extends from the negative rail to approximately 1 V above the mid-supply voltage when powered with a 5-V supply.

A power-down pin is included. This pin is referenced to the GND pins with a threshold voltage of approximately 1 V. Setting the PD pin voltage to more than 1.2 V turns the device off, placing the LMH3401 into a very low quiescent current state. Note that, when disabled, the signal path is still present through the passive external resistors. Input signals applied to a disabled LMH3401 device still appear at the outputs at some level through this passive resistor path as they would for any disabled FDA device. The power-down pin is biased to the logic low state with a 50-kΩ internal resistor.

9.3.2 Single-Ended to Differential Signals

The LMH3401 can be used to amplify and convert single-ended input signals to differential output signals. A basic block diagram of the circuit is shown in Figure 54. The gain from the single-ended input to the differential output is 16 dB. In order to maintain proper balance in the amplifier and avoid offsets at the output, the unused input pin must be biased to the same voltage as the input dc voltage, and the impedance on the unused pin must match the source impedance of the driven input pin. For example, if a 50-Ω source biased to 2.5 V provides the input signal, tie the other input pin to 2.5 V through 50 Ω. If a 50-Ω source is ac-coupled to the input, the alternate input is ac-coupled to ground through a 50-Ω termination. Note that the ac coupling on both inputs provides a similar frequency response to balance the gain over frequency. In single-ended to differential applications, the input impedance is actively set by the amplifier. For example, in Figure 54, the input impedance to the amplifier is 50 Ω even though the input resistor is only 12.5 Ω. This active input impedance match allows for lower noise than the case of a purely resistive input impedance. Detailed solutions for input impedance calculations are shown in the *Input Impedance Calculations* section.

When considering the input impedance of the LMH3401, the device input pins move in a common-mode sense with the input signal. The common-mode current functions to increase the apparent input impedance at the device input into the gain element over the value of R_G. Input signals also can cause input clipping if this common-mode signal moves beyond the input range. This input active impedance issue applies to both ac- and dc-coupled designs and requires somewhat more complex solutions for the resistors to account for this issue. The full set of resistor value calculations is included in the *Resistor Design Equations for Single-to-Differential Applications* section.


Figure 54. Single-Ended Input to Differential Output Amplifier

Feature Description (continued)

9.3.2.1 Resistor Design Equations for Single-to-Differential Applications

Even though the resistors for the LMH3401 are on-chip, being familiar with the FDA resistor selection criteria is still important. The design equations for setting the resistors around an FDA to convert from a single-ended input signal to a differential output can be approached in several ways. In this section, several critical assumptions are made to simplify the results:

- The feedback resistors are selected first and set to be equal on the two sides of the device.
- The dc and ac impedances from the summing junctions back to the signal source and ground (or a bias voltage on the non-signal input side) are set as equal to retain the feedback divider balance on each side of the FDA.

Both of these assumptions are typical and aimed to deliver the best dynamic range through the FDA signal path.

After the feedback resistor values are chosen, the aim is to solve for R_T (a termination resistor to ground on the signal input side), R_{G1} (the input gain resistor for the signal path), and R_{G2} (the matching gain resistor on the non-signal input side), as shown in Figure 55 (this example uses the THS4541, an external resistor FDA). The same resistor solutions can be applied to either ac- or dc-coupled paths. Adding blocking capacitors in the input-signal chain is a simple option. Adding these blocking capacitors after the R_T element (as shown in Figure 55) has the advantage of removing any dc currents in the feedback path from the output V_{OCM} to ground.

Figure 55. AC-Coupled, Single-Ended Source to a Differential Gain of a 2-V/V Test Circuit

Most FDA amplifiers use external resistors and have complete flexibility in the selected R_F, just like the THS4541 does in Figure 55, however the LMH3401 has on-chip feedback resistors that are fixed at 200 Ω. The equations used in this section still apply, and an external resistance can be added to the on-chip R_G resistors.

After the feedback resistor values are chosen, the aim is to solve for R_T (a termination resistor to ground on the signal input side), R_{G1} (the input gain resistor for the signal path), and R_{G2} (the matching gain resistor on the non-signal input side). The same resistor solutions can be applied to either ac- or dc-coupled paths. Adding blocking capacitors in the input-signal chain is a simple option. Adding these blocking capacitors after the R_T element has the advantage of removing any dc currents in the feedback path from the output V_{OCM} to ground.

Earlier approaches to the solutions for R_T and R_{G1} (when the input must be matched to a source impedance, R_S) follow an iterative approach. This complexity arises from the active input impedance at the R_{G1} input. When the FDA is used to convert a single-ended signal to differential, the common-mode input voltage at the FDA inputs must move with the input signal to generate the inverted output signal as a current in the R_{G2} element. A more recent solution is illustrated in Equation 2, where a quadratic in R_T can be solved for an exact required value. This quadratic emerges from the simultaneous solution for a matched input impedance and target gain. The only inputs required are:

1. The selected R_F value.
2. The target voltage gain (A_V) from the input of R_T to the differential output voltage.
3. The desired input impedance at the junction of R_T and R_{G1} to match R_S.

Product Folder Links: LMH3401

Feature Description (continued)

Solving this quadratic for R_T starts the solution sequence, as shown in Equation 2:

$$R_T^2 - R_T \frac{2R_S\left(2R_F + \frac{R_S}{2}A_V^2\right)}{2R_F(2+A_V)-R_SA_V(4+A_V)} - \frac{2R_FR_S^2A_V}{2R_F(2+A_V)-R_SA_V(4+A_V)} = 0 \qquad (2)$$

Being a quadratic, there are limits to the range of solutions. Specifically, after R_F and R_S are chosen, there is physically a maximum gain beyond which Equation 2 starts to solve for negative R_T values (if input matching is a requirement). With R_F selected, use Equation 3 to verify that the maximum gain is greater than the desired gain.

$$Av_{max} = \left(\frac{R_F}{R_S}-2\right) \bullet \left[1 + \sqrt{1 + \frac{4\frac{R_F}{R_S}}{\left(\frac{R_F}{R_S}-2\right)^2}}\right] \qquad (3)$$

If the achievable A_{Vmax} is less than desired, increase the R_F value. After R_T is derived from Equation 2, the R_{G1} element is given by Equation 4:

$$R_{G1} = \frac{2\frac{R_F}{A_V} - R_S}{1 + \frac{R_S}{R_T}} \qquad (4)$$

Then, the simplest approach is to use a single $R_{G2} = R_T \parallel R_S + R_{G1}$ on the non-signal input side. Often, this approach is shown as the separate R_{G1} and R_S elements. This approach can provide a better divider match on the two feedback paths, but a single R_{G2} is often acceptable. A direct solution for R_{G2} is given as Equation 5:

$$R_{G2} = \frac{2\frac{R_F}{A_V}}{1 + \frac{R_S}{R_T}} \qquad (5)$$

This design proceeds from a target input impedance matched to R_S, signal gain A_V, and a selected R_F value. The nominal R_F value chosen for the LMH3401 characterization is 200 Ω. As discussed previously, this resistance is on-chip and cannot be changed.

Note that when driving the LMH3401 with a 50-Ω source impedance the on-chip resistor is R_{G1} and the other input requires only 50 Ω to complete R_{G2}. The above equations are provided to help show the effects of the active termination and to assist when using the LMH3401 with source impedances other than 50 Ω.

9.3.2.2 Input Impedance Calculations

The designs so far have included a source impedance, R_S, that must be matched by R_T and R_{G1}. The total impedance with respect to the input at R_{G1} for the circuit of Figure 54 is the parallel combination of R_T to ground and ZA (active impedance) presented by the amplifier input at R_{G1}. That expression, assuming R_{G2} is set to obtain a differential divider balance, is given by Equation 6:

$$ZA = R_{G1} \frac{\left(1 + \frac{R_{G1}}{R_{G2}}\right)\left(1 + \frac{R_F}{R_{G1}}\right)}{2 + \frac{R_F}{R_{G2}}} \qquad (6)$$

For designs that do not need impedance matching (but instead come from the low-impedance output of another amplifier, for instance), $R_{G1} = R_{G2}$ is the single-to-differential design used without R_T to ground. Setting $R_{G1} = R_{G2} = R_G$ in Equation 6 gives the input impedance of a simple input FDA driving from a low-impedance, single-ended source to a differential output.

Product Folder Links: *LMH3401*

Feature Description (continued)

9.3.3 Differential to Differential Signals

The LMH3401 can also be used to amplify differential input signals to differential output signals. A basic block diagram of the circuit is shown in Figure 56. The differential input impedance set by the on-chip resistors is lower than optimal for most applications (25 Ω). In order to match a load such as 100 Ω, external resistors are required, as shown in Figure 57.

Figure 56. Differential Input To Differential Output Amplifier

Figure 57. Differential Input Configured for a 100-Ω Source

9.3.4 Output Common-Mode Voltage

The CM input controls the output common-mode voltage. CM has no internal biasing network and must be driven by an external source or resistor divider network to the positive power supply. The CM input impedance is very high and bias current is not critical. Also, the CM input has no internal reference and must be driven from an external source. Using a bypass capacitor is also necessary. A capacitor value of 0.01 µF is recommended. For best harmonic distortion, maintain the CM input within ±1 V of the mid-supply voltage using a 5-V supply and within ±0.5 V when using a 3.3-V supply. The CM input voltage can be operated outside this range if lower output swing is used or distortion degradation is allowed. For more information, see Figure 18 and Figure 19.

Product Folder Links: *LMH3401*

9.4 Device Functional Modes

9.4.1 Operation with a Split Supply

The LMH3401 can be operated using split supplies. One of the most common supply configurations is ±2.5 V. In this case, VS+ is connected to 2.5 V, and VS– is connected to –2.5 V, while the GND pins are connected to the system ground. As with any device, the LMH3401 is impervious to what the levels are named in the system. In essence, using split supplies is simply a level shift of the power pins by –2.5 V. If everything else is level-shifted by the same amount, the device does not detect any difference. With a ±2.5-V power supply, the CM range is 0 V ±1 V; while the input has a slightly larger range of –2.5 V to 1 V; see Figure 22. This design has certain advantages in systems where signals are referenced to ground, and as noted in the *ADC Input Common-Mode Voltage Considerations—DC-Coupled Input* section, for driving ADCs with low input common-mode voltage requirements in dc-coupled applications. With the GND pin connected to the system ground, the power-down threshold is 1.2 V which is compatible with most logic levels from 1.5-V CMOS to 2.5-V CMOS.

As noted previously, the absolute supply voltage values are not critical. For example, using a 4-V VS+ and a –1-V VS– is still a 5-V supply condition. As long as the input and output common-mode voltages remain in the optimum range, the amplifier can operate on any supply voltages from 3.3 V to 5.25 V. When considering using supply voltages near the 3.3-V total supply, be very careful to make sure that the amplifier performance is adequate. Setting appropriate common-mode voltages for large-signal swing conditions becomes difficult when the supply voltage is below 4 V.

9.4.2 Operation with a Single Supply

As with split supplies, the LMH3410 can be operated from single-supply voltages from 3.3 V to 5.25 V. Single-supply operation is most appropriate when the signal path is ac coupled and the input and output common-mode voltages are set to mid supply by the CM pin and are preserved by coupling capacitors on the input and output. For example, with a single 5-V supply the amplifier outputs are biased to between 2.0 V and 3.0 V. The input common-mode range is more forgiving towards the negative supply rail, thus the input voltage can range from 0 V to 3.5 V. Although the amplifier operates outside these recommendations, there is less signal swing available and performance degrades.

10 Application and Implementation

> **NOTE**
>
> Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Input and Output Headroom Considerations

The starting point for most designs is to assign an output common-mode voltage. For ac-coupled signal paths, this starting point is often the default mid-supply voltage to retain the most available output swing around the output operating point, which is centered with Vcm equal to the mid-supply point. For dc-coupled designs, set this voltage while considering the required minimum headroom to the supplies listed in the *Electrical Characteristics* for V_{CM} control. From that target output V_{CM}, the next step is to verify that the desired output differential V_{PP} stays within the supplies. For any desired differential output voltage (V_{OPP}) check the maximum possible signal swing for each output pin. Make sure that each pin can swing to the voltage required by the application.

For instance, when driving the ADC12D1800RF with a 1.25-V common-mode and 0.8-V_{PP} input swing, the maximum output swing is set by the negative-going signal from 1.25 V to 0.2 V. The negative swing of the signal is right at the edge of the output swing capability of the LMH3401. In order to set the output common-mode to an acceptable range, a negative power supply of at least –1 V is recommended. The ideal negative supply voltage is the ADC V_{CM} – 2.5 V for the negative supply and the ADC V_{CM} + 2.5 V for the input swing. In order to use the existing supply rails, deviating from the ideal voltage may be necessary.

With the output headroom confirmed, the input junctions must also stay within their operating range. Because the input range extends nearly to the negative supply voltage, input range limitations only appear when approaching the positive supply where a maximum 1.5-V headroom is required.

The input pins operate at voltages set by the external circuit design, the required output V_{OCM}, and the input signal characteristics. The operating voltage of the input pins depends on the external circuit design. With a differential input, the input pins operate at a fixed input V_{ICM}, and the differential input signal does not influence this common-mode operating voltage.

AC-coupled differential input designs have a V_{ICM} equal to the output V_{OCM}. DC-coupled differential input designs must check the voltage divider from the source V_{CM} to the LMH3401 CM setting. That result solves to an input V_{ICM} within the specified range. If the source V_{CM} can vary over some voltage range, the validation calculations must include this variation.

10.1.2 Noise Analysis

The first step in the output noise analysis is to reduce the application circuit to its simplest form with equal feedback and gain setting elements to ground (see Figure 58) with the FDA and resistor noise terms to be considered. For most single-ended input applications, the LMH3401 has R_F = 200 Ω and R_G = 12.5 Ω + 50 Ω. The noise equations show the benefit of active termination when using the LMH3401 for single-ended inputs. The LMH3401 internal resistors are not 50 Ω, as is the case with resistive termination. Thus, active termination gives a significant reduction in noise.

Application Information (continued)

Figure 58. FDA Noise-Analysis Circuit

The noise powers are shown in Figure 58 for each term. When the R_F and R_G terms are matched on each side, the total differential output noise is the root sum of squares (RSS) of these separate terms. Using NG ≡ 1 + R_F / R_G, the total output noise is given by Equation 7. Each resistor noise term is a 4-k*T*R power.

$$e_{no} = \sqrt{(e_{ni}NG)^2 + 2(i_n R_F)^2 + 2(4kTR_F NG)} \tag{7}$$

The first term is simply the differential input spot noise times the noise gain. The second term is the input current noise terms times the feedback resistor (and because there are two terms, the power is two times one of the terms). The last term is the output noise resulting from both the R_F and R_G resistors, again times two, for the output noise power of each side added together. Using the exact values for a 50-Ω, matched, single-ended to differential gain, sweep with a fixed R_F = 200 Ω and the intrinsic noise e_{ni} = 1.4 nV and I_n = 2.5 pA for the LMH3401, which gives an output spot noise from Equation 7. Then, dividing by the signal gain (A_V) gives the input-referred, spot-noise voltage (e_i). Note that for the LMH3401 the current noise is an insignificant noise contributor because of the low value of R_F.

10.1.3 Thermal Considerations

The LMH3401 is packaged in a space-saving UQFN package that has a thermal coefficient ($R_{\theta JA}$) of 101°C/W. Limit the total power dissipation in order to keep the device junction temperature below 150°C for instantaneous power and below 125°C for continuous power.

10.2 Typical Application

The LMH3401 is designed as a single-ended to differential conversion block with gain. The LMH3401 has no low-end frequency cutoff and has 7 GHz of bandwidth. The LMH3401 is a very attractive substitute for a balun transformer in many applications.

The resistors labeled R_O serve to match the filter impedance the to 20-Ω amplifier output impedance. If no filter is used these resistors may not be required if the ADC is located very close to the LMH3401. If there is a transmission line between the LMH3401 and the ADC then the R_O resistors must be sized to match the transmission line impedance. A typical application driving an ADC is shown in Figure 59.


Figure 59. Single-Ended Input ADC Driver

10.2.1 Design Requirements

The main design requirements are to keep the amplifier input and output common-mode voltages compatible with the ADC requirements and the amplifier requirements. Using split power supplies may be required.

10.2.2 Detailed Design Procedure

10.2.2.1 Driving Matched Loads

The LMH3401 has on-chip output resistors, however for most load conditions additional resistance must be added to the output to match a desired load. Table 1 lists the matching resistors for some common load conditions.

Table 1. Load Component Values[1]

LOAD (R_L)	R_{O+} AND R_{O-} FOR A MATCHED TERMINATION	TOTAL LOAD RESISTANCE AT AMPLIFIER OUTPUT	TERMINATION LOSS
50Ω	15 Ω	100 Ω	6 dB
100 Ω	40 Ω	200 Ω	6 dB
200 Ω	90 Ω	400 Ω	6 dB
400 Ω	190 Ω	800 Ω	6 dB
1 kΩ	490 Ω	2000 Ω	6 dB

(1) The total load includes termination resistors.

10.2.2.2 Driving Capacitive Loads

With high-speed signal paths, capacitive loading is highly detrimental to the signal path, as shown in Figure 60. Designers must make every effort to reduce parasitic loading on the amplifier output pins. The device on-chip resistors are included in order to isolate the parasitic capacitance associated with the package and the PCB pads that the device is soldered to. The LMH3401 is stable with most capacitive loads up to 10 pF; however, bandwidth suffers with capacitive loading on the output.


Figure 60. Frequency Response with Capacitive Load

10.2.2.3 Driving ADCs

The LMH3401 is designed and optimized for the highest performance to drive differential input ADCs. Figure 61 shows a generic block diagram of the LMH3401 driving an ADC. The primary interface circuit between the amplifier and the ADC is usually a filter of some type for antialias purposes, and provides a means to bias the signal to the input common-mode voltage required by the ADC. Filters range from single-order real RC poles to higher-order LC filters, depending on the requirements of the application. Output resistors (R_O) are shown on the amplifier outputs to isolate the amplifier from any capacitive loading presented by the filter.


Figure 61. Differential ADC Driver Block Diagram

The key points to consider for implementation are the SNR, SFDR, and ADC input considerations, as described in this section. When the application circuit requires an input match, external resistors can be used such as shown in Figure 62.


Figure 62. Using External Resistors for Matching a 100-Ω Source

10.2.2.3.1 SNR Considerations

The signal-to-noise ratio (SNR) of the amplifier and filter can be calculated from the amplitude of the signal and the bandwidth of the filter. The noise from the amplifier is band-limited by the filter with the equivalent brick-wall filter bandwidth. The amplifier and filter noise can be calculated using Equation 8:

$$SNR_{AMP+FILTER} = 10 \cdot \log \left(\frac{V^2_O}{e^2_{FILTEROUT}} \right) = 20 \cdot \log \left(\frac{V_O}{e_{FILTEROUT}} \right)$$

where:

- $e_{FILTEROUT} = e_{NAMPOUT} \cdot \sqrt{ENB}$,
- $e_{NAMPOUT}$ = the output noise density of the LMH3401 (3.4 nV/$\sqrt{Hz}$),
- ENB = the brick-wall equivalent noise bandwidth of the filter, and
- V_O = the amplifier output signal. (8)

For example, with a first-order (N = 1) band-pass or low-pass filter with a 30-MHz cutoff, the ENB is 1.57 • f_{-3dB} = 1.57 • 30 MHz = 47.1 MHz. For second-order (N = 2) filters, the ENB is 1.22 • f_{-3dB}. As the filter order increases, the ENB approaches f_{-3dB} (N = 3 → ENB = 1.15 • f_{-3dB}; N = 4 → ENB = 1.13 • f_{-3dB}). Both V_O and $e_{FILTEROUT}$ are in RMS voltages. For example, with a 2-V_{PP} (0.707 V_{RMS}) output signal and a 30-MHz first-order filter, the SNR of the amplifier and filter is 70.7 dB with $e_{FILTEROUT}$ = 3.4 nV/$\sqrt{Hz}$ • $\sqrt{47.1\ MHz}$ = 23 μV_{RMS}.

The SNR of the amplifier, filter, and ADC sum in RMS fashion, is as shown in Equation 9 (SNR values in dB):

$$SNR_{SYSTEM} = -20 \cdot \log \left(\sqrt{10^{\frac{-SNR_{AMP+FILTER}}{10}} + 10^{\frac{-SNR_{ADC}}{10}}} \right)$$

(9)

This formula shows that if the SNR of the amplifier and filter equals the SNR of the ADC, the combined SNR is 3 dB lower (worse). Thus, for minimal degradation (< 1 dB) on the ADC SNR, the SNR of the amplifier and filter must be ≥ 10 dB greater than the ADC SNR. The combined SNR calculated in this manner is usually accurate to within ±1 dB of the actual implementation.

10.2.2.3.2 SFDR Considerations

The SFDR of the amplifier is usually set by the second-order or third-order harmonic distortion for single-tone inputs, and by the second-order or third-order intermodulation distortion for two-tone inputs. Harmonics and second-order intermodulation distortion can be filtered to some degree, but third-order intermodulation spurs cannot be filtered. The ADC generates the same distortion products as the amplifier, but as a result of the sampling and clock feedthrough, additional spurs (not linearly related to the input signal) are included.

When the spurs from the amplifier and filter are known, each individual spur can be directly added to the same spur from the ADC, as shown in Equation 10, to estimate the combined spur (spur amplitudes in dBc):

$$HDx_{SYSTEM} = -20 \cdot \log \left[10^{\frac{-HDx_{AMP+FILTER}}{20}} + 10^{\frac{-HDx_{ADC}}{20}} \right]$$

(10)

This calculation assumes the spurs are in phase, but usually provides a good estimate of the final combined distortion.

For example, if the spur of the amplifier and filter equals the spur of the ADC, then the combined spur is 6 dB higher. To minimize the amplifier contribution (< 1 dB) to the overall system distortion, the spur from the amplifier and filter must be approximately 15 dB lower in amplitude than that of the converter. The combined spur calculated in this manner is usually accurate to within ±6 dB of the actual implementation; however, higher variations can be detected as a result of phase shift in the filter, especially in second-order harmonic performance.

This worst-case spur calculation assumes that the amplifier and filter spur of interest is in phase with the corresponding spur in the ADC, such that the two spur amplitudes can be added linearly. There are two phase-shift mechanisms that cause the measured distortion performance of the amplifier-ADC chain to deviate from the expected performance calculated using Equation 10: common-mode phase shift and differential phase shift.

Common-mode phase shift is the phase shift detected equally in both branches of the differential signal path including the filter. Common-mode phase shift nullifies the basic assumption that the amplifier, filter, and ADC spur sources are in phase. This phase shift can lead to better performance than predicted when the spurs become phase shifted, and there is the potential for cancellation when the phase shift reaches 180°. However, there is a significant challenge in designing an amplifier-ADC interface circuit to take advantage of a common-mode phase shift for cancellation: the phase characteristic of the ADC spur sources are unknown, thus the necessary phase shift in the filter and signal path for cancellation is also unknown.

Differential phase shift is the difference in the phase response between the two branches of the differential filter signal path. Differential phase shift in the filter as a result of mismatched components caused by nominal tolerance can severely degrade the even-order distortion of the amplifier-ADC chain. This effect has the same result as mismatched path lengths for the two differential traces, and causes more phase shift in one path than the other. Ideally, the phase response over frequency through the two sides of a differential signal path are identical, such that even-order harmonics remain optimally out of phase and cancel when the signal is taken differentially. However, if one side has more phase shift than the other, then the even-order harmonic cancellation is not as effective.

Single-order RC filters cause very little differential phase shift with nominal tolerances of 5% or less, but higher-order LC filters are very sensitive to component mismatch. For instance, a third-order Butterworth bandpass filter with a 100-MHz center frequency and a 20-MHz bandwidth shows as much as 20° of differential phase imbalance in a SPICE Monte Carlo analysis with 2% component tolerances. Therefore, while a prototype may work, production variance is unacceptable. In ac-coupled applications that require second- and higher-order filters between the LMH3401 and ADC, a transformer or balun is recommended at the ADC input to restore the phase balance. For dc-coupled applications where a transformer or balun at the ADC input cannot be used, using first- or second-order filters is recommended to minimize the effect of differential phase shift because of the component tolerance.

10.2.2.3.3 ADC Input Common-Mode Voltage Considerations—AC-Coupled Input

The input common-mode voltage range of the ADC must be respected for proper operation. In an ac-coupled application between the amplifier and the ADC, the input common-mode voltage bias of the ADC is accomplished in different ways depending on the ADC. Some ADCs use internal bias networks such that the analog inputs are automatically biased to the required input common-mode voltage if the inputs are ac-coupled with capacitors (or if the filter between the amplifier and ADC is a band-pass filter). Other ADCs supply their required input common-mode voltage from a reference voltage output pin (often called CM or V_{CM}). With these ADCs, the ac-coupled input signal can be re-biased to the input common-mode voltage by connecting resistors from each input to the CM output of the ADC, as Figure 63 shows. However, the signal is attenuated because of the voltage divider created by R_{CM} and R_O.


Figure 63. Biasing AC-Coupled ADC Inputs Using the ADC CM Output

The signal can be re-biased when ac coupling; thus, the output common-mode voltage of the amplifier is a *don't care* for the ADC.

10.2.2.3.4 ADC Input Common-Mode Voltage Considerations—DC-Coupled Input

DC-coupled applications vary in complexity and requirements, depending on the ADC. One typical requirement is resolving the mismatch between the common-mode voltage of the driving amplifier and the ADC. Devices such as the ADS5424 require a nominal 2.4-V input common-mode, while other devices such as the ADS5485 require a nominal 3.1-V input common-mode; still others such as the ADS6149 and the ADS4149 require 1.5 V and 0.95 V, respectively. As shown in Figure 64, a resistor network can be used to perform a common-mode level shift. This resistor network consists of the amplifier series output resistors and pull-up or pull-down resistors to a reference voltage. This resistor network introduces signal attenuation that may prevent the use of the full-scale input range of the ADC. ADCs with an input common-mode closer to the typical 2.5-V LMH3401 output common-mode are easier to dc-couple, and require little or no level shifting.


Figure 64. Resistor Network To DC Level-Shift Common-Mode Voltage

For common-mode analysis of the circuit in Figure 64, assume that $V_{AMP\pm} = V_{CM}$ and $V_{ADC\pm} = V_{CM}$ (the specification for the ADC input common-mode voltage). V_{REF} is chosen to be a voltage within the system higher than V_{CM} (such as the ADC or amplifier analog supply) or ground, depending on whether the voltage must be pulled up or down, respectively; R_O is chosen to be a reasonable value, such as 24.9 Ω. With these known values, R_P can be found by using Equation 11:

$$R_P = R_O \left[\frac{V_{ADC} - V_{REF}}{V_{AMP} - V_{ADC}} \right]$$

(11)

Shifting the common-mode voltage with the resistor network comes at the expense of signal attenuation. Modeling the ADC input as the parallel combination of a resistance (R_{IN}) and capacitance (C_{IN}) using values taken from the ADC data sheet, the approximate differential input impedance (Z_{IN}) for the ADC can be calculated at the signal frequency. The effect of C_{IN} on the overall calculation of gain is typically minimal and can be ignored for simplicity (that is, $Z_{IN} = R_{IN}$). The ADC input impedance creates a divider with the resistor network; the gain (attenuation) for this divider can be calculated by Equation 12:

$$GAIN = \left(\frac{2R_P \parallel Z_{IN}}{2R_O + 2R_P \parallel Z_{IN}} \right)$$

(12)

With ADCs that have internal resistors that bias the ADC input to the ADC input common-mode voltage, the effective R_{IN} is equal to twice the value of the bias resistor. For example, the ADS5485 has a 1-kΩ resistor tying each input to the ADC V_{CM}; therefore, the effective differential R_{IN} is 2 kΩ.

The introduction of the R_P resistors also modifies the effective load that must be driven by the amplifier. Equation 13 shows the effective load created when using the R_P resistors.

$$R_L = 2R_O + 2R_P \parallel Z_{IN}$$

(13)

The R_P resistors function in parallel to the ADC input such that the effective load (output current) at the amplifier output is increased. Higher current loads limit the LMH3401 differential output swing.

Using the gain and knowing the full-scale input of the ADC ($V_{ADC\ FS}$), the required amplitude to drive the ADC with the network can be calculated using Equation 14:

$$V_{AMP\ PP} = \frac{V_{ADC\ FS}}{GAIN}$$

(14)

As with any design, testing is recommended to validate whether the specific design goals are met.

10.2.2.4 *GSPS ADC Driver*

The LMH3401 can drive the full Nyquist bandwidth of ADCs with sampling rates up to 4 GSPS, as shown in Figure 65. If the front-end bandwidth of the ADC is more than 2 GHz, use a simple noise filter to improve SNR. Otherwise, the ADC can be connected directly to the amplifier output pins. Matching resistors may not be required, however allow space for matching resistors on the preliminary design.


Figure 65. GSPS ADC Driver

10.2.2.5 Common-Mode Voltage Correction

The LMH3401 can set the output common-mode voltage to within a typical value of ±30 mV. If greater accuracy is desired, a simple circuit can improve this accuracy by an order of magnitude. A precision, low-power operational amplifier is used to sense the error in the output common-mode of the LMH3401 and corrects the error by adjusting the voltage at the CM pin. In Figure 66, the precision of the op amp replaces the less accurate precision of the LMH3401 common-mode control circuit while still using the LMH3401 common-mode control circuit speed. The op amp in this circuit must have better than a 1-mV input-referred offset voltage and low noise. Otherwise the specifications are not very critical because the LMH3401 is responsible for the entire differential signal path.


Figure 66. Common-Mode Correction Circuit

10.2.2.6 Active Balun

The LMH3401 is designed to convert single-ended, 50-Ω source impedance signals to a differential output with very high bandwidth and linearity, as shown in Figure 67. The LMH3401 can support dc coupling as well as ac coupling. The LMH3401 is smaller than any balun with low-frequency response and has balance errors that are excellent over a wide frequency range. As shown in Figure 68, the LMH3401 balance error is better than –40 dBc up to 1 GHz when used with a 5-V supply.


Figure 67. Active Balun

Figure 68. Balance Error

Product Folder Links: *LMH3401*

10.2.2.7 Application Curves

The LMH3401 has on-chip series output resistors to facilitate board layout. These resistors provide the LMH3401 extra phase margin in most applications. When the amplifier is used to drive a terminated transmission line or a controlled impedance filter, extra resistance is required to match the transmission line of the filter. In these applications, there is a 6 dB loss of gain. When the LMH3401 is used to drive loads that are not back-terminated there is a loss in gain resulting from the on-chip resistors. Figure 69 shows that loss for different load conditions. In most cases the loads are between 50 Ω and 200 Ω, where the on-chip resistor losses are 1.6 dB and 0.42 dB, respectively. Figure 70 shows the net gain realized by the amplifier for a large range of load resistances.

Figure 69. Gain Loss Due to On Chip Output Resistors

Figure 70. Net Gain versus Load Resistance

10.3 Do's and Don'ts

10.3.1 Do:
• Include a thermal design at the beginning of the project.
• Use well-terminated transmission lines for all signals.
• Use solid metal layers for the power supplies.
• Keep signal lines as straight as possible.
• Use split supplies where required.

10.3.2 Don't:
• Use a lower supply voltage than necessary.
• Use thin metal traces to supply power.
• Forget about the common-mode response of filters and transmission lines.

11 Power-Supply Recommendations

The LMH3401 can be used with either split or single-ended power supplies. The ideal supply voltage is a 5.0-V total supply, split around the desired common-mode of the output signal swing. For example, if the LMH3401 is used to drive an ADC with a 1.0-V input common mode, then the ideal supply voltages are 3.5 V and –1.5 V. The GND pin can then be connected to the system ground and the PD pin is ground referenced.

11.1 Supply Voltage

Using a 5-V power supply gives the best balance of performance and power dissipation. If power dissipation is a critical design criteria a power supply as low as 3.3 V (±1.65) can be used. When using a lower power supply, the input common-mode and output swing capabilities are drastically reduced. Make sure to study the common-mode voltages required before deciding on a lower-voltage power supply. In most cases the extra performance achieved with 5-V supplies is worth the power.

11.2 Single Supply

Single-supply voltages from 3.3 V to 5 V are supported. When using a single supply check both the input and output common-mode voltages that are required by the system.

11.3 Split Supply

In general, split supplies allow the most flexibility in system design. To operate as split supply, apply the positive supply voltage to VS+, the negative supply voltage to VS–, and the ground reference to GND. Note that supply voltages do not need to be symmetrical. Provided the total supply voltage is between 3.3 V and 5.25 V, any combination of positive and negative supply voltages is acceptable. This feature is often used when the output common-mode voltage must be set to a particular value. For best performance, the power-supply voltages are symmetrical around the desired output common-mode voltage. The input common-mode voltage range is much more flexible than the output.

11.4 Supply Decoupling

Power-supply decoupling is critical to high-frequency performance. Onboard bypass capacitors are used on the LMH3401EVM; however, the most important component of the supply bypassing is provided by the PCB. As illustrated in Figure 71, there are multiple vias connecting the LMH3401 power planes to the power-supply traces. These vias connect the internal power planes to the LMH3401. Both VS+ and VS– must be connected to the internal power planes with several square centimeters of continuous plane in the immediate vicinity of the amplifier. The capacitance between these power planes provides the bulk of the high-frequency bypassing for the LMH3401.

12 Layout

12.1 Layout Guidelines

With 7 GHz of bandwidth, layout for the LMH3401 is critical and nothing can be neglected. In order to simplify board design, the LMH3401 has on-chip resistors that reduce the impact of off-chip capacitance. For this reason, TI recommends that the ground layer below the LMH3401 not be cut. The recommendation not to cut the ground plane under the amplifier input and output pins is different than many other high-speed amplifiers, but the reason is that parasitic inductance is more harmful to the LMH3401 performance than parasitic capacitance. By leaving the ground layer under the device intact, parasitic inductance of the output and power traces is minimized. The DUT portion of the evaluation board layout is illustrated in Figure 71 and Figure 72.

The EVM uses long edge capacitors for the decoupling capacitors, which reduces series resistance and increases the resonant frequency. Vias are also placed to the power planes before the bypass capacitors. Although not evident in the top layer, two vias are used at the capacitor in addition to the two vias underneath the device.

The output matching resistors are 0402 size and are placed very close to the amplifier output pins, which reduces both parasitic inductance and capacitance. The use of 0603 output matching resistors produces a measurable decrease in bandwidth.

When the signal is on a 50-Ω controlled impedance transmission line, the layout then becomes much less critical. The transition from the 50-Ω transmission line to the amplifier pins is the most critical area.

The CM pin also requires a bypass capacitor. Place this capacitor near the device. Refer to the user guide *LMH3401EVM Evaluation Module* (SBOU124) for more details on board layout and design.

12.2 Layout Example

Figure 71. Layout Example

Product Folder Links: *LMH3401*

Layout Example (continued)

Figure 72. EVM Layout Ground Layer Showing Solid Ground Plane

13 Device and Documentation Support

13.1 Device Support

13.1.1 Device Nomenclature

◯
L3401
TIYMF
PLLL

◯ = Pin 1 designator
THS770006IRGE = device name
TI = TI LETTERS
YM = YEAR MONTH DATE CODE
F P = ASSEMBLY SITE CODES
LLL = ASSY LOT CODE

Figure 73. Device Marking Information

13.2 Documentation Support

13.2.1 Related Documentation

For related documentation see the following:
• THS4541 Data Sheet, SLOS375
• ADS12D1800RF Data Sheet, SNAS518
• ADS5424 Data Sheet, SLWS157
• ADS5485 Data Sheet, SLAS610
• ADS6149 Data Sheet, SLWS211
• ADS4149 Data Sheet, SBAS483
• *LMH3401EVM Evaluation Module*, SBOU124
• *AN-2188 Between the Amplifier and the ADC: Managing Filter Loss in Communications Systems*, SNOA567
• *AN-2235 Circuit Board Design for LMH6517/21/22 and Other High-Speed IF/RF Feedback Amplifiers*, SNOA869

13.3 Trademarks

Marki is a trademark of Marki Microwave, Inc.
Rohde & Schwarz is a registered trademark of Rohde & Schwarz.
All other trademarks are the property of their respective owners.

13.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMH3401IRMSR	ACTIVE	UQFN	RMS	14	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 85	L3401	Samples
LMH3401IRMST	ACTIVE	UQFN	RMS	14	250	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 85	L3401	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMH3401IRMSR	UQFN	RMS	14	3000	180.0	9.5	2.7	2.7	0.7	4.0	8.0	Q2
LMH3401IRMST	UQFN	RMS	14	250	180.0	9.5	2.7	2.7	0.7	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMH3401IRMSR	UQFN	RMS	14	3000	205.0	200.0	30.0
LMH3401IRMST	UQFN	RMS	14	250	205.0	200.0	30.0

RMS0014A

PIN 1 INDEX AREA

B

2.6
2.4

A

2.6
2.4

0.6 MAX

C
SEATING PLANE

0.08 C

0.05
0.00

2X 1.5

SYMM

4

7

3

8

10X 0.5

2X
1

SYMM

1

10

(0.15)
TYP

14

11

0.5±0.05
PIN 1 ID
(45° X 0.1)

13X 0.45
0.35

14X 0.3
0.2

0.1 M C B S A S
0.05 M C

4221200/A   12/2013

NOTES:

1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
   per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

![Texas Instruments logo]
TEXAS
INSTRUMENTS
www.ti.com

RMS0014A

(2.3)

14   11   SEE DETAILS

(0.7)

(0.3)

1   10

SYMM
₡   (2.3)

10X (0.5)

3   8

13X (0.6)

4   7

14X (0.25)   SYMM
₡

LAND PATTERN EXAMPLE
SCALE:20X

0.07 MAX
ALL AROUND

METAL

SOLDER MASK
OPENING

NON SOLDER MASK
DEFINED
(PREFERRED)

(0.07)
ALL AROUND

SOLDER MASK
OPENING

METAL

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4221200/A   12/2013

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see QFN/SON PCB application report
   in literature No. SLUA271 (www.ti.com/lit/slua271).

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:20X

4221200/A   12/2013

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER