

Ultra-Small, Rail-to-Rail I/O with Disable, Single-/Dual-Supply, Low-Power Op Amps

General Description

The MAX4245/MAX4246/MAX4247 family of low-cost op amps offer rail-to-rail inputs and outputs, draw only 320µA of quiescent current, and operate from a single +2.5V to +5.5V supply. For additional power conservation, the MAX4245/MAX4247 offer a low-power shutdown mode that reduces supply current to 50nA, and puts the amplifiers' outputs in a high-impedance state. These devices are unity-gain stable with a 1MHz gain-bandwidth product driving capacitive loads up to 470pF.

The MAX4245/MAX4246/MAX4247 family is specified from -40°C to +125°C, making them suitable for use in a variety of harsh environments, such as automotive applications. The MAX4245 single amplifier is available in ultra-small 6-pin SC70 and space-saving 6-pin SOT23 packages. The MAX4246 dual amplifier is available in 8-pin SOT23, SO, and µMAX® packages. The MAX4247 dual amplifier comes in a tiny 10-pin µMAX package.

Applications

Salactor Guida

Yes

- Portable Communications
- Single-Supply Zero-Crossing Detectors
- Instruments and Terminals
- **Electronic Ignition Modules**
- Infrared Receivers
- Sensor-Signal Detection

	Selector Guide				
PART	AMPLIFIERS PER PACKAGE	SHUTDOWN MODE			
MAX4245AXT	1	Yes			
MAX4245AUT	1	Yes			
MAX4246AKA	2	No			
MAX4246ASA	2	No			
MAX4246AUA	2	No			

µMAX is a registered trademark of Maxim Integrated Products, Inc.

2

MAX4247AUB

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

Features

- Rail-to-Rail Input and Output Voltage Swing
- 50nA (max) Shutdown Mode (MAX4245/MAX4247)
- ♦ 320µA (typ) Quiescent Current Per Amplifier
- Single +2.5V to +5.5V Supply Voltage Range
- 110dB Open-Loop Gain with 2kΩ Load
- 0.01% THD with 100kΩ Load
- Unity-Gain Stable up to CLOAD = 470pF
- No Phase Inversion for Overdriven Inputs
- Available in Space-Saving Packages 6-Pin SC70 or 6-Pin SOT23 (MAX4245) 8-Pin SOT23/SO or 8-Pin µMAX (MAX4246) 10-Pin µMAX (MAX4247)

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK
MAX4245AXT+T	-40°C to +125°C	6 SC70	AAZ
MAX4245AUT+T	-40°C to +125°C	6 SOT23	AAUB
MAX4246AKA+T	-40°C to +125°C	8 SOT23	AAIN
MAX4246ASA+T	-40°C to +125°C	8 SO	_
MAX4246AUA+T	-40°C to +125°C	8 µMAX	_
MAX4247AUB+T	-40°C to +125°C	10 µMAX	_

+Denotes a lead(Pb)-free/RoHS-compliant package. T = Tape and reel.

TOP VIEW MAXIM OUTA 1 8 V_{DD} махам 6 V_{DD} IN+ 1 INA- 2 7 OUTB 5 SHDN V_{SS} 2 INA+ 3 6 INB-IN- 3 4 OUT SC70-6/SOT23-6 V_{SS} 4 5 INB+ SOT23-8/µMAX/SO Pin Configurations continued at end of data sheet.

Pin Configurations

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Power-Supply Voltage (V_{DD} to V_{SS})....-0.3V to +6V All Other Pins $(V_{SS} - 0.3V)$ to $(V_{DD} + 0.3V)$ **Output Short-Circuit Duration** (OUT shorted to V_{SS} or V_{DD})..... Continuous Continuous Power Dissipation ($T_A = +70^{\circ}C$) 6-Pin SC70 (derate 3.1mW/°C above +70°C)......245mW 6-Pin SOT23 (derate 8.7mW/°C above +70°C)......695mW 8-Pin SO (derate 5.9mW/°C above +70°C).....471mW

8-Pin SOT23 (derate 9.1mW/°C above +70°C	C)727mW
8-Pin µMAX (derate 4.5mW/°C above +70°C)362mW
10-Pin µMAX (derate 5.6mW/°C above +70°C	C)444mW
Operating Temperature Range	-40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	-65°C to +160°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +2.7V, V_{SS} = 0V, V_{CM} = 0V, V_{OUT} = V_{DD} / 2, R_{L}$ connected from OUT to $V_{DD} / 2, \overline{SHDN} = V_{DD}$ (MAX4245/MAX4247 only), **T_A = +25°C**, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CO	NDITIONS	MIN	ТҮР	MAX	UNITS	
Supply Voltage Range	V _{DD}	Inferred from PSRF	Rtest	2.5		5.5	V	
Current (Der Arenlifier)		$V_{DD} = +2.7V$			320	650		
Supply Current (Per Amplifier)	IDD	$V_{DD} = +5.5V$			375	700	μA	
Supply Current in Shutdown	ISHDN_	\overline{SHDN} = V _{SS} (Not	e 2)		0.05	0.5	μΑ	
Input Offset Voltage	VOS	$V_{\rm SS}$ - 0.1V \leq $V_{\rm CM}$ \leq	s V _{DD} + 0.1V		±0.4	±1.5	mV	
Input Bias Current	Ι _Β	$V_{\rm SS}$ - 0.1V \leq $V_{\rm CM}$ \leq	s V _{DD} + 0.1V		±10	±50	nA	
Input Offset Current	los	$V_{\rm SS}$ - 0.1V \leq $V_{\rm CM}$ \leq	s V _{DD} + 0.1V		±1	±6	nA	
Input Resistance	RIN	$ V_{IN+} - V_{IN-} \le 10m^{10}$	V		4000		kΩ	
Input Common-Mode Voltage Range	V _{CM}	Inferred from CMR	R test	V _{SS} - 0.1		V _{DD} + 0.1	V	
Common-Mode Rejection Ratio	CMRR	$V_{\rm SS}$ - 0.1V \leq V _{CM} \leq	≤ V _{DD} + 0.1V	65	80		dB	
Power-Supply Rejection Ratio	PSRR	$2.5 V \leq V_{DD} \leq 5.5 V$		75	90		dB	
Large-Signal Voltage Gain	Av	$V_{\text{SS}} + 0.05 \text{V} \leq V_{\text{OUT}} \leq V_{\text{DD}} - 0.05 \text{V},$ $R_{\text{L}} = 100 \text{k} \Omega$			120		dB	
		$V_{\rm SS} + 0.2V \le V_{\rm OUT}$	\sim V _{DD} - 0.2V, R _L = 2k Ω	95	110			
Output Voltage Swing High	Vou	Specified as	$R_L = 100 k\Omega$		1		mV	
Output voltage Swing Fight	V _{OH}	V _{DD} - V _{OUT}	$R_L = 2k\Omega$		35	60	IIIV	
Output Voltage Swing Low	VOL	Specified as	$R_L = 100 k\Omega$		1		mV	
Culput Voltage Swing Low	VOL	V _{OUT} - V _{SS}	$R_L = 2k\Omega$		30	60	111 v	
Output Short-Circuit Current	IOUT(SC)	V _{DD} = +5.0V	Sourcing		11		mA	
	1001(30)	VDD = 10.0V	Sinking		30		110.3	
Output Leakage Current in Shutdown	IOUT(SH)	Device in Shutdown Mode (SHDN_ = V _{SS}), V _{SS} ≤ V _{OUT} ≤ V _{DD} (Note 2)			±0.01	±0.5	μA	
SHDN_ Logic Low	VIL	(Note 2)				0.3 x V _{DD}	V	
SHDN_ Logic High	VIH	(Note 2)		0.7 x V _{DD}			V	
SHDN_ Input Current	IL/IH	$V_{SS} \leq \overline{SHDN} \leq V_D$	D (Note 2)		0.5	50	nA	

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +2.7V, V_{SS} = 0V, V_{CM} = 0V, V_{OUT} = V_{DD} / 2, R_L \text{ connected from OUT to } V_{DD} / 2, \overline{SHDN_} = V_{DD} (MAX4245/MAX4247 \text{ only}), T_A = +25°C, unless otherwise noted.) (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Gain-Bandwidth Product	GBW			1.0		MHz
Phase Margin	φм			70		degrees
Gain Margin	GM			20		dB
Slew Rate	SR			0.4		V/µs
Input Voltage-Noise Density	en	f = 10kHz		52		nV/√Hz
Input Current-Noise Density	in	f = 10kHz		0.1		pA/√Hz
Capacitive-Load Stability	CLOAD	$A_V = 1$ (Note 3)			470	pF
Shutdown Delay Time	t(SH)	(Note 2)		3		μs
Enable Delay Time	t(EN)	(Note 2)		4		μs
Power-On Time	ton			4		μs
Input Capacitance	CIN			2.5		pF
Total Harmonic Distortion	THD	f = 10kHz, V _{OUT} = 2Vp-p, A _V = +1, V _{DD} = +5.0V, Load = 100kΩ to V _{DD} /2		0.01		%
Settling Time to 0.01%	ts	$V_{OUT} = 4V \text{ step}, V_{DD} = +5.0V, A_V = +1$		10		μs

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +2.7V, V_{SS} = 0V, V_{CM} = 0V, V_{OUT} = V_{DD} / 2, R_L \text{ connected from OUT to } V_{DD} / 2, \overline{SHDN_} = V_{DD} (MAX4245/MAX4247 \text{ only}), T_A = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted.}) (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Supply Voltage Range	V _{DD}	Inferred from PSRR test	2.5		5.5	V
Supply Current (Per Amplifier)	IDD	$V_{DD} = +2.7V$			800	μA
Supply Current in Shutdown	ISHDN_	\overline{SHDN} = V _{SS} (Note 2)			1	μA
Input Offset Voltage	V _{OS}	$V_{SS} \le V_{CM} \le V_{DD}$ (Note 4)			±3.0	mV
Input Offset Voltage Drift	TCV _{OS}	$V_{SS} \le V_{CM} \le V_{DD}$ (Note 4)		±2		µV/°C
Input Bias Current	Ι _Β	$V_{SS} \le V_{CM} \le V_{DD}$ (Note 4)			±100	nA
Input Offset Current	los	$V_{SS} \le V_{CM} \le V_{DD}$ (Note 4)			±10	nA
Input Common-Mode Voltage Range	VCM	Inferred from CMRR test (Note 4)	V _{SS}		V _{DD}	V
Common-Mode Rejection Ratio	CMRR	$V_{SS} \le V_{CM} \le V_{DD}$ (Note 4)	60			dB
Power-Supply Rejection Ratio	PSRR	$2.5 V \leq V_{DD} \leq 5.5 V$	70			dB
Large-Signal Voltage Gain	Av	$\label{eq:VSS} \begin{split} V_{\text{SS}} &+ 0.2 \text{V} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{DD}} - 0.2 \text{V}, \\ \text{R}_{\text{L}} &= 2 \text{k} \Omega \end{split}$	85			dB
Output Voltage Swing High	VOH	Specified as V_{DD} - V_{OUT} , $R_L = 2k\Omega$			90	mV
Output Voltage Swing Low	V _{OL}	Specified as V _{OUT} - V _{SS} , R _L = 2k Ω			90	mV
Output Leakage Current in Shutdown	IOUT(SH)	Device in Shutdown Mode (SHDN_ = V _{SS}), V _{SS} ≤ V _{OUT} ≤ V _{DD} (Note 3)			±1.0	μA



ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +2.7V, V_{SS} = 0V, V_{CM} = 0V, V_{OUT} = V_{DD} / 2, R_L \text{ connected from OUT to } V_{DD} / 2, \overline{SHDN_} = V_{DD} (MAX4245/MAX4247 \text{ only}), T_A = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted.}) (Note 1)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS
SHDN_ Logic Low	V _{IL}	(Note 2)		$0.3 \times V_{DD}$	V
SHDN_ Logic High	VIH	(Note 2)	$0.7 \times V_{DD}$		V
SHDN_ Input Current	IL/IH	$V_{SS} \leq \overline{SHDN} \leq V_{DD}$ (Notes 2, 3)		100	nA

Note 1: Specifications are 100% tested at $T_A = +25^{\circ}$ C. All temperature limits are guaranteed by design.


Note 2: Shutdown mode is only available in MAX4245 and MAX4247.

Note 3: Guaranteed by design, not production tested.

Note 4: For -40°C to +85°C, Input Common-Mode Range is V_{SS} - 0.1V $\leq V_{CM} \leq V_{DD}$ + 0.1V.

Typical Operating Characteristics


(V_{DD} = 2.7V, V_{SS} = V_{CM} = 0V, V_{OUT} = V_{DD} / 2, no load, T_A = +25°C, unless otherwise noted.)





Typical Operating Characteristics (continued)

(V_{DD} = 2.7V, V_{SS} = V_{CM} = 0V, V_{OUT} = V_{DD} / 2, no load, T_A = +25°C, unless otherwise noted.)



M/X/M

90

30

-30 06-90 HASE (deg)

150

-210


-270


10,000

1000


Typical Operating Characteristics (continued)


(V_{DD} = 2.7V, V_{SS} = V_{CM} = 0V, V_{OUT} = V_{DD} / 2, no load, T_A = +25°C, unless otherwise noted.)






100





LARGE-SIGNAL TRANSIENT **RESPONSE (INVERTING)**



_Pin Description

	PIN			FUNCTION
MAX4245	MAX4246	MAX4247	NAME	FUNCTION
1	—	—	IN+	Noninverting Input
2	4	4	V _{SS}	Ground or Negative Supply
3	—	—	IN-	Inverting Input
4	—	—	OUT	Amplifier Output
5	—	_	SHDN	Shutdown
6	8	10	V _{DD}	Positive Supply
	1	1	OUTA	Amplifier Output Channel A
	2	2	INA-	Inverting Input Channel A
	3	3	INA+	Noninverting Input Channel A
	5	7	INB+	Noninverting Input Channel B
	6	8	INB-	Inverting Input Channel B
	7	9	OUTB	Amplifier Output Channel B
	—	5	SHDNA	Shutdown Channel A
	—	6	SHDNB	Shutdown Channel B




Figure 1a. Minimizing Offset Error Due to Input Bias Current (Noninverting)

Detailed Description

Rail-to-Rail Input Stage

The MAX4245/MAX4246/MAX4247 have rail-to-rail input and output stages that are specifically designed for low-voltage, single-supply operation. The input stage consists of composite NPN and PNP differential stages, which operate together to provide a common-mode range extending to both supply rails. The crossover region of these two pairs occurs halfway between V_{DD} and V_{SS}. The input offset voltage is typically $\pm 400 \mu$ V. Low-operating supply voltage, low supply current and rail-to-rail outputs make this family of operational amplifiers an excellent choice for precision or general-purpose, low-voltage, battery-powered systems.

Since the input stage consists of NPN and PNP pairs, the input bias current changes polarity as the common-




Figure 1b. Minimizing Offset Error Due to Input Bias Current (Inverting)

mode voltage passes through the crossover region. Match the effective impedance seen by each input to reduce the offset error caused by input bias currents flowing through external source impedance (Figures 1a and 1b).

The combination of high-source impedance plus input capacitance (amplifier input capacitance plus stray capacitance) creates a parasitic pole that can produce an underdamped signal response. Reducing input capacitance or placing a small capacitor across the feedback resistor improves response in this case.

The MAX4245/MAX4246/MAX4247 family's inputs are protected from large differential input voltages by internal 5.3k Ω series resistors and back-to-back triple-diode stacks across the inputs (Figure 2). For differential-input voltages much less than 2.1V (triple-diode drop),




Figure 2. Input Protection Circuit

input resistance is typically $4M\Omega$. For differential voltages greater than 2.1V, input resistance is around 10.6k Ω , and the input bias current can be approximated by the following equation:

$I_{B} = (V_{DIFF} - 2.1V) / 10.6k\Omega$

In the region where the differential input voltage approaches 2.1V, the input resistance decreases exponentially from $4M\Omega$ to $10.6k\Omega$ as the diodes begin to conduct. It follows that the bias current increases with the same curve.

In unity-gain configuration, high slew-rate input signals may capacitively couple to the output through the triple-diode stacks.

Rail-to-Rail Output Stage

The MAX4245/MAX4246/MAX4247 can drive a $2k\Omega$ load and still typically swing within 35mV of the supply rails. Figure 3 shows the output voltage swing of the MAX4245 configured with A_V = -1V/V.

_Applications Information

Power-Supply Considerations

The MAX4245/MAX4246/MAX4247 operate from a single +2.5V to +5.5V supply (or dual $\pm 1.25V$ to $\pm 2.75V$ supplies) and consume only 320µA of supply current per amplifier. A 90dB power-supply rejection ratio allows the amplifiers to be powered directly off a decaying battery voltage, simplifying design and extending battery life.

Power-Up

The MAX4245/MAX4246/MAX4247 output typically settles within 4µs after power-up. Figure 4 shows the output voltage on power-up and power-down.

Shutdown Mode

The MAX4245/MAX4247 feature a low-power shutdown mode. When SHDN_ is pulled low, the supply current drops to 50nA per amplifier, the amplifier is disabled, and the output enters a high-impedance state. Pulling




Figure 3. Rail-to-Rail Input/Output Voltage Range




Figure 4. Power-Up/Power-Down Waveform

SHDN_ high enables the amplifier. Figure 5 shows the MAX4245/MAX4247's shutdown waveform.

Due to the output leakage currents of three-state devices and the small internal pullup current for SHDN_, do not leave SHDN_ open/high-impedance. Leaving SHDN_ open may result in indeterminate logic levels, and could adversely affect op amp operation. The logic threshold for SHDN_ is referred to VSS. When using dual supplies, pull SHDN_ to VSS, not GND, to shut down the op amp.

Driving Capacitive Loads

The MAX4245/MAX4246/MAX4247 are unity-gain stable for loads up to 470pF. Applications that require greater capacitive drive capability should use an isolation resistor between the output and the capacitive load





Figure 5. Shutdown Waveform

(Figures 6a, 6b, 6c). Note that this alternative results in a loss of gain accuracy because $\rm R_{\rm ISO}$ forms a voltage divider with the $\rm R_{\rm LOAD}.$

Power-Supply Bypassing and Layout

The MAX4245/MAX4246/MAX4247 family operates from either a single +2.5V to +5.5V supply or dual ±1.25V to ±2.75V supplies. For single-supply operation, bypass the power supply with a 100nF capacitor to V_{SS} (in this case GND). For dual-supply operation, both the V_{DD} and the V_{SS} supplies should be bypassed to ground with separate 100nF capacitors.

Good PC board layout techniques optimize performance by decreasing the amount of stray capacitance at the op amp's inputs and output. To decrease stray capacitance, minimize trace lengths and widths by placing external components as close to the device as possible. Use surface-mount components when possible.






Figure 6a. Using a Resistor to Isolate a Capacitive Load from the Op Amp




Figure 6b. Pulse Response Without Isolating Resistor




Figure 6c. Pulse Response With Isolating Resistor


_Chip Information

PROCESS: BiCMOS

Package Information


For the latest package outline information and land patterns (footprints), go to <u>www.maxim-ic.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.	LAND PATTERN NO.
6 SOT23	U6+4	<u>21-0058</u>	<u>90-0175</u>
6 SC70	X6SN+1	<u>21-0077</u>	<u>90-0189</u>
8 SOT23	K8+5	<u>21-0078</u>	<u>90-0176</u>
8 SO	S8+4	<u>21-0041</u>	<u>90-0096</u>
8 µMAX	U8+1	<u>21-0036</u>	<u>90-0092</u>
10 µMAX	U10+2	<u>21-0061</u>	<u>90-0330</u>



M/XI/M

Package Information (continued)



Package Information (continued)


For the latest package outline information and land patterns (footprints), go to <u>www.maxim-ic.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

ND.	TES


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- FOOT LENGTH MEASURED AT INTERCEPT POINT BETWEEN DATUM A & LEAD SURFACE.
- 3. PACKAGE DUTLINE EXCLUSIVE DF MDLD FLASH & METAL BURR. MDLD FLASH, PRDTRUSION DR METAL BURR SHOULD NOT EXCEED 0.25mm.
- 4. PACKAGE DUTLINE INCLUSIVE DF SOLDER PLATING.
- 5. PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT. (SEE EXAMPLE TOP MARK)
- 6. PIN 1 I.D. DOT IS 0.3mm Ø MIN. LOCATED ABOVE PIN 1.
- 7. MEETS JEDEC MO178, VARIATION AB.
- 8. SOLDER THICKNESS MEASURED AT FLAT SECTION OF LEAD BETWEEN $0.08\,\rm{mm}$ AND $0.15\,\rm{mm}$ FROM LEADTIP.
- 9. LEAD TO BE COPLANAR WITHIN 0.1mm.
- 10. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
- 11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 12. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND PbFREE (+) PKG. CODES.

			144.57
<u>SYMBOL</u> A	MIN 0.90	NOMINAL 1.25	<u>MAX</u> 1.45
A1	0.00	0.05	0.15
A2	0.90	1.10	1.30
<u> </u>	0.35	0.40	0.50
<u>с</u>	0.08	0.15	0.20
 D	2,80	2,90	3.00
Ē	2.60	2.80	3.00
E1	1.50	1.625	1,75
	0.35	0,45	0,60
 L1	0.00	0.60 REF.	
e1		1.90 BSC.	
e		0.95 BSC.	
۵	0°	2.5°	10°
	, U6F-6, то ве usi	ED FOR NP42	
** U6FH-7 пп.е:	TO BE USI		PARTS DNLY


Package Information (continued)




Package Information (continued)



Package Information (continued)



Package Information (continued)



Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	5/01	Initial release	_
2	11/11	Added lead-free data to Ordering Information.	1

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 _

____ 17