#### **Member of the Texas Instruments** Widebus™ Family

#### **UBT™** Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or **Clocked Mode**

- State-of-the-Art 3.3-V ABT Design Supports Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V<sub>CC</sub>)
- **Supports Unregulated Battery Operation** Down to 2.7 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Compatible With the IEEE Std 1149.1-1990 (JTAG) Test Access Port and Boundary Scan Architecture
- IEEE Std 1149.1-1990 Required Instructions and Optional CLAMP, HIGHZ, IDCODE

#### description/ordering information

The SN74LVTH18511 is an 18-bit universal bus transceiver with boundary scan. This device supports IEEE Std 1149.1-1990 boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

Additionally, this device is designed specifically for low-voltage (3.3-V) V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment.

In the normal mode, this device is an 18-bit UBT that combines D-type latches and D-type flip-flops

#### DGG PACKAGE (TOP VIEW)

1CLKAB			,		
1 OEAB	1CLKAB	1		64	] 1CLKBA
1A1	1LEAB [	2		63	] 1LEBA
1A2	1OEAB	3		62	1OEBA
GND	1A1 [	4		61	] 1B1
1A3 7 58 1B3 1A4 8 57 1B4 1A5 9 56 1B5 V <sub>CC</sub> 10 55 V <sub>CC</sub> 1A6 11 54 1B6 1A7 12 53 1B7 1A8 13 52 1B8 GND 14 51 GND 1A9 15 50 1B9 2A1 16 49 2B1 2A2 17 48 2B2 2A3 18 47 2B3 GND 19 46 GND 2A4 20 45 2B4 2A5 21 44 2B5 2A6 22 43 2B6 V <sub>CC</sub> 23 42 V <sub>CC</sub> 2A7 24 41 2B7 2A8 25 40 2B8 2A9 26 39 2B9 GND 27 38 GND 2OEAB 28 37 2OEBA 2LEAB 29 36 2LEBA 2CLKAB 30 35 2CLKBA TDO 31 34 TDI	1A2 [	5		60	] 1B2
1A4	GND [	6		59	] GND
1A5 9 56 1B5  V <sub>CC</sub> 10 55 V <sub>CC</sub> 1A6 11 54 1B6  1A7 12 53 1B7  1A8 13 52 1B8  GND 14 51 GND  1A9 15 50 1B9  2A1 16 49 2B1  2A2 17 48 2B2  2A3 18 47 2B3  GND 19 46 GND  2A4 20 45 2B4  2A5 21 44 2B5  2A6 22 43 2B6  V <sub>CC</sub> 23 42 V <sub>CC</sub> 2A7 24 41 2B7  2A8 25 40 2B8  2A9 26 39 2B8  2A9 26 39 2B8  2A9 26 39 2BB  GND 27 38 GND  2OEAB 28 37 2OEBA  2LEAB 29 36 2LEBA  2CLKAB 30 35 2CLKBA  TDO 31 34 TDI	1A3 [	7		58	] 1B3
V <sub>CC</sub>	1A4 [	8		57	] 1B4
1A6	1A5 [	9		56	] 1B5
1A7	v <sub>cc</sub> [	10		55	] v <sub>cc</sub>
1A8	1A6 [	11		54	] 1B6
GND	1A7 [	12		53	] 1B7
1A9	1A8 [	13		52	] 1B8
2A1	GND [	14		51	] GND
2A2	1A9 [	15		50	] 1B9
2A3	2A1 [	16		49	] 2B1
GND		17		48	] 2B2
2A4		18		47	] 2B3
2A5		19		46	] GND
2A6	2A4 [	20		45	] 2B4
V <sub>CC</sub> 23 42 V <sub>CC</sub> 2A7 24 41 2B7 2A8 25 40 2B8 2A9 26 39 2B9 GND 27 38 GND 2OEAB 28 37 2OEBA 2LEAB 29 36 2LEBA 2CLKAB 30 35 2CLKBA TDO 31 34 TDI	2A5 [	21			] 2B5
2A7 24 41 2B7 2A8 25 40 2B8 2A9 26 39 2B9 GND 27 38 GND 2OEAB 28 37 2OEBA 2LEAB 29 36 2LEBA 2CLKAB 30 35 2CLKBA TDO 31 34 TDI	2A6 [	22		43	] 2B6
2A8	V <sub>CC</sub> [	23		42	] v <sub>cc</sub>
2A9 26 39 2B9 GND 27 38 GND 2OEAB 28 37 2OEBA 2LEAB 29 36 2LEBA 2CLKAB 30 35 2CLKBA TDO 31 34 TDI		24		41	] 2B7
GND 27 38 GND 20EAB 28 37 20EBA 2LEAB 29 36 2LEBA 2CLKAB 30 35 2CLKBA TDO 31 34 TDI					] 2B8
20EAB 28 37 20EBA 2LEAB 29 36 2LEBA 2CLKAB 30 35 2CLKBA TDO 31 34 TDI	_				_
2LEAB 29 36 2LEBA 2CLKAB 30 35 2CLKBA TDO 31 34 TDI	GND [				] GND
2CLKAB 30 35 2CLKBA TDO 31 34 TDI	2OEAB				2 <mark>OEBA</mark>
TDO <b>[</b> ] 31 34 <b>[</b> ] TDI	_				2LEBA
9 Р	2CLKAB			35	2CLKBA
TMS [[32 33]] TCK					] TDI
	TMS [	32		33	] тск

to allow data flow in transparent, latched, or clocked modes. It can be used either as two 9-bit transceivers or one 18-bit transceiver. Activating the TAP in the normal mode does not affect the functional operation of the UBT.

#### ORDERING INFORMATION

TA	PACK	AGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	TSSOP – DGG	Tape and reel	SN74LVTH18511DGGR	LVTH18511

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and UBT are trademarks of Texas Instruments



SCAS694 - MAY 2003

### description /ordering information(continued)

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the devices operate in the transparent mode when LEAB is high. When LEAB is low, the A data is latched while CLKAB is held at a static low or high logic level. Otherwise, if LEAB is low, A data is stored on a low-to-high transition of CLKAB. When  $\overline{OEAB}$  is low, the B outputs are active. When  $\overline{OEAB}$  is high, the B outputs are in the high-impedance state. B-to-A data flow is similar to A-to-B data flow, but uses the  $\overline{OEBA}$ , LEBA, and CLKBA inputs.

In the test mode, the normal operation of the UBT is inhibited, and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry performs boundary scan test operations according to the protocol described in IEEE Std 1149.1-1990.

Four dedicated test pins are used to observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). All testing and scan operations are synchronized to the TAP interface.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

FUNCTION TABLE†
(normal mode, each register)


	INPUTS				
OEAB	LEAB	CLKAB	Α	В	
L	L	L	Χ	в <sub>0</sub> ‡	
L	L	$\uparrow$	L	L	
L	L	$\uparrow$	Н	Н	
L	Н	Χ	L	L	
L	Н	Χ	Н	Н	
Н	X	Χ	Χ	Z	

<sup>†</sup> A-to-B data flow is shown. B-to-A data flow is similar, but uses OEBA, LEBA, and CLKBA.



<sup>&</sup>lt;sup>‡</sup>Output level before the indicated steady-state input conditions were established

## functional block diagram





SCAS694 - MAY 2003

## **Terminal Functions**

TERMINAL NAME	DESCRIPTION
1A1–1A9, 2A1–2A9	Normal-function A-bus I/O ports. See function table for normal-mode logic.
1B1–1B9, 2B1–2B9	Normal-function B-bus I/O ports. See function table for normal-mode logic.
1CLKAB, 1CLKBA, 2CLKAB, 2CLKBA	Normal-function clock inputs. See function table for normal-mode logic.
GND	Ground
1LEAB, 1LEBA, 2LEAB, 2LEBA	Normal-function latch enables. See function table for normal-mode logic.
1 <u>OEAB</u> , 1 <u>OEBA</u> , 2 <u>OEAB</u> , 2 <u>OEBA</u>	Normal-function output enables. See function table for normal-mode logic. An internal pullup at each terminal forces the terminal to a high level if left unconnected.
TCK	Test clock. One of four terminals required by IEEE Std 1149.1-1990. Test operations of the device are synchronous to TCK. Data is captured on the rising edge of TCK, and outputs change on the falling edge of TCK.
TDI	Test data input. One of four terminals required by IEEE Std 1149.1-1990. TDI is the serial input for shifting data through the instruction register or selected data register. An internal pullup forces TDI to a high level if left unconnected.
TDO	Test data output. One of four terminals required by IEEE Std 1149.1-1990. TDO is the serial output for shifting data through the instruction register or selected data register.
TMS	Test mode select. One of four terminals required by IEEE Std 1149.1-1990. TMS directs the device through its TAP controller states. An internal pullup forces TMS to a high level if left unconnected.
VCC	Supply voltage



#### test architecture

Serial-test information is conveyed by means of a 4-wire test bus or TAP, that conforms to IEEE Std 1149.1-1990. Test instructions, test data, and test control signals all are passed along this serial-test bus. The TAP controller monitors two signals from the test bus, TCK and TMS. The TAP controller extracts the synchronization (TCK) and state control (TMS) signals from the test bus and generates the appropriate on-chip control signals for the test structures in the device. Figure 1 shows the TAP-controller state diagram.

The TAP controller is fully synchronous to the TCK signal. Input data is captured on the rising edge of TCK and output data changes on the falling edge of TCK. This scheme ensures that data to be captured is valid for fully one-half of the TCK cycle.

The functional block diagram shows the IEEE Std 1149.1-1990 4-wire test bus and boundary scan architecture and the relationship among the test bus, the TAP controller, and the test registers. As shown, the device contains an 8-bit instruction register and three test-data registers: a 48-bit boundary scan register, a 1-bit bypass register, and a 32-bit device identification register.




Figure 1. TAP-Controller State Diagram



SCAS694 - MAY 2003

#### state diagram description

The TAP controller is a synchronous finite-state machine that provides test control signals throughout the device. The state diagram shown in Figure 1 is in accordance with IEEE Std 1149.1-1990. The TAP controller proceeds through its states, based on the level of TMS at the rising edge of TCK.

As shown, the TAP controller consists of 16 states. There are six stable states (indicated by a looping arrow in the state diagram) and ten unstable states. A stable state is a state the TAP controller can retain for consecutive TCK cycles. Any state that does not meet this criterion is an unstable state.

There are two main paths through the state diagram: one to access and control the selected data register and one to access and control the instruction register. Only one register can be accessed at a time.

#### Test-Logic-Reset

The device powers up in the Test-Logic-Reset state. In the stable Test-Logic-Reset state, the test logic is reset and is disabled so that the normal logic function of the device is performed. The instruction register is reset to an opcode that selects the optional IDCODE instruction, if supported, or the BYPASS instruction. Certain data registers also can be reset to their power-up values.

The state machine is constructed such that the TAP controller returns to the Test-Logic-Reset state in no more than five TCK cycles if TMS is left high. The TMS pin has an internal pullup resistor that forces it high if left unconnected or if a board defect causes it to be open circuited.

For the SN74LVTH18511, the instruction register is reset to the binary value 10000001, which selects the IDCODE instruction. Bits 47–44 in the boundary scan register are reset to logic 1, ensuring that these cells, which control A-port and B-port outputs, are set to benign values (i.e., if test mode were invoked the outputs would be at the high-impedance state). Reset value of other bits in the boundary scan register should be considered indeterminate.

#### Run-Test/Idle

The TAP controller must pass through the Run-Test/Idle state (from Test-Logic-Reset) before executing any test operations. The Run-Test/Idle state also can be entered following data-register or instruction-register scans. Run-Test/Idle is a stable state in which the test logic actively can be running a test or can be idle. The test operations selected by the boundary-control register are performed while the TAP controller is in the Run-Test/Idle state.

#### Select-DR-Scan, Select-IR-Scan

No specific function is performed in the Select-DR-Scan and Select-IR-Scan states, and the TAP controller exits either of these states on the next TCK cycle. These states allow the selection of either data-register scan or instruction-register scan.

#### Capture-DR

When a data-register scan is selected, the TAP controller must pass through the Capture-DR state. In the Capture-DR state, the selected data register captures a data value as specified by the current instruction. Such capture operations occur on the rising edge of TCK, upon which the TAP controller exits the Capture-DR state.

#### Shift-DR

Upon entry to the Shift-DR state, the data register is placed in the scan path between TDI and TDO, and on the first falling edge of TCK, TDO goes from the high-impedance state to an active state. TDO enables to the logic level present in the least-significant bit of the selected data register.

While in the stable Shift-DR state, data is shifted serially through the selected data register on each TCK cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-DR state (i.e., no shifting occurs during the TCK cycle in which the TAP controller changes from Capture-DR to Shift-DR or from Exit2-DR to Shift-DR). The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-DR state.



SCAS694 - MAY 2003

#### Exit1-DR, Exit2-DR

The Exit1-DR and Exit2-DR states are temporary states that end a data-register scan. It is possible to return to the Shift-DR state from either Exit1-DR or Exit2-DR without recapturing the data register. On the first falling edge of TCK after entry to Exit1-DR, TDO goes from the active state to the high-impedance state.

#### Pause-DR

No specific function is performed in the stable Pause-DR state, in which the TAP controller can remain indefinitely. The Pause-DR state suspends and resumes data-register scan operations without loss of data.

#### **Update-DR**

If the current instruction calls for the selected data register to be updated with current data, such update occurs on the falling edge of TCK, following entry to the Update-DR state.

#### Capture-IR

When an instruction-register scan is selected, the TAP controller must pass through the Capture-IR state. In the Capture-IR state, the instruction register captures its current status value. This capture operation occurs on the rising edge of TCK, upon which the TAP controller exits the Capture-IR state. For the SN74LVTH18511, the status value loaded in the Capture-IR state is the fixed binary value 10000001.

#### Shift-IR

Upon entry to the Shift-IR state, the instruction register is placed in the scan path between TDI and TDO. On the first falling edge of TCK, TDO goes from the high-impedance state to the active state. TDO enables to the logic level present in the least-significant bit of the instruction register.

While in the stable Shift-IR state, instruction data is shifted serially through the instruction register on each TCK cycle. The first shift occurs on the first rising edge of TCK after entry to the Shift-IR state (i.e., no shifting occurs during the TCK cycle in which the TAP controller changes from Capture-IR to Shift-IR or from Exit2-IR to Shift-IR). The last shift occurs on the rising edge of TCK, upon which the TAP controller exits the Shift-IR state.

#### Exit1-IR, Exit2-IR

The Exit1-IR and Exit2-IR states are temporary states that end an instruction-register scan. It is possible to return to the Shift-IR state from either Exit1-IR or Exit2-IR without recapturing the instruction register. On the first falling edge of TCK after entry to Exit1-IR, TDO goes from the active state to the high-impedance state.

#### Pause-IR

No specific function is performed in the stable Pause-IR state, in which the TAP controller can remain indefinitely. The Pause-IR state suspends and resumes instruction-register scan operations without loss of data.

#### **Update-IR**

The current instruction is updated and takes effect on the falling edge of TCK, following entry to the Update-IR state.

#### register overview

With the exception of the bypass and device-identification registers, any test register can be thought of as a serial shift register with a shadow latch on each bit. The bypass and device-identification registers differ in that they contain only a shift register. During the appropriate capture state (Capture-IR for instruction register, Capture-DR for data registers), the shift register can be parallel loaded from a source specified by the current instruction. During the appropriate shift state (Shift-IR or Shift-DR), the contents of the shift register are shifted out from TDO while new contents are shifted in at TDI. During the appropriate update state (Update-IR or Update-DR), the shadow latches are updated from the shift register.



#### instruction register description

The instruction register (IR) is eight bits long and tells the device what instruction is to be executed. Information contained in the instruction includes the mode of operation (either normal mode, in which the device performs its normal logic function, or test mode, in which the normal logic function is inhibited or altered), the test operation to be performed, which of the three data registers is to be selected for inclusion in the scan path during data-register scans, and the source of data to be captured into the selected data register during Capture-DR.

Table 3 lists the instructions supported by the SN74LVTH18511.

During Capture-IR, the IR captures the binary value 10000001. As an instruction is shifted in, this value is shifted out via TDO and can be inspected as verification that the IR is in the scan path. During Update-IR, the value that has been shifted into the IR is loaded into shadow latches. At this time, the current instruction is updated and any specified mode change takes effect. At power up or in the Test-Logic-Reset state, the IR is reset to the binary value 10000001, which selects the IDCODE instruction. The IR order of scan is shown in Figure 2.




Figure 2. Instruction Register Order of Scan



#### data register description

#### boundary scan register

The boundary scan register (BSR) is 48 bits long. It contains one boundary scan cell (BSC) for each normal-function input pin and one BSC for each normal-function I/O pin (one single cell for both input data and output data). The BSR is used to store test data that is to be applied externally to the device output pins, and/or to capture data that appears internally at the outputs of the normal on-chip logic and/or externally at the device input pins.

The source of data to be captured into the BSR during Capture-DR is determined by the current instruction. The contents of the BSR can change during Run-Test/Idle, as determined by the current instruction. At power up or in Test-Logic-Reset, BSCs 47–44 are reset to logic 1, ensuring that these cells, which control A-port and B-port outputs, are set to benign values (i.e., if test mode were invoked, the outputs would be at the high-impedance state). Reset values of other BSCs should be considered indeterminate.

The BSR order of scan is from TDI through bits 47–0 to TDO. Table 1 shows the BSR bits and their associated device pin signals.

BSR BIT NUMBER	DEVICE SIGNAL	BSR BIT NUMBER	DEVICE SIGNAL	BSR BIT NUMBER	DEVICE SIGNAL
47	2OEAB	35	2A9-I/O	17	2B9-I/O
46	1 <mark>OEAB</mark>	34	2A8-I/O	16	2B8-I/O
45	2 <mark>OEBA</mark>	33	2A7-I/O	15	2B7-I/O
44	1 <mark>OEBA</mark>	32	2A6-I/O	14	2B6-I/O
43	2CLKAB	31	2A5-I/O	13	2B5-I/O
42	1CLKAB	30	2A4-I/O	12	2B4-I/O
41	2CLKBA	29	2A3-I/O	11	2B3-I/O
40	1CLKBA	28	2A2-I/O	10	2B2-I/O
39	2LEAB	27	2A1-I/O	9	2B1-I/O
38	1LEAB	26	1A9-I/O	8	1B9-I/O
37	2LEBA	25	1A8-I/O	7	1B8-I/O
36	1LEBA	24	1A7-I/O	6	1B7-I/O
		23	1A6-I/O	5	1B6-I/O
		22	1A5-I/O	4	1B5-I/O
	_	21	1A4-I/O	3	1B4-I/O
		20	1A3-I/O	2	1B3-I/O
	_	19	1A2-I/O	1	1B2-I/O
_	_	18	1A1-I/O	0	1B1-I/O

**Table 1. Boundary Scan Register Configuration** 

#### bypass register

The bypass register is a 1-bit scan path that can be selected to shorten the length of the system scan path, reducing the number of bits per test pattern that must be applied to complete a test operation. During Capture-DR, the bypass register captures a logic 0. The bypass register order of scan is shown in Figure 3.




Figure 3. Bypass Register Order of Scan



SCAS694 - MAY 2003

#### device-identification register

The device-identification register (IDR) is 32 bits long. It can be selected and read to identify the manufacturer, part number, and version of this device.

For the SN74LVTH18511, the binary value 0000000000100000100000101111 (0008202F, hex) is captured (during Capture-DR state) in the IDR to identify this device as Texas Instruments SN74LVTH18511.

The IDR order of scan is from TDI through bits 31–0 to TDO. Table 2 shows the IDR bits and their significance.

Table 2. Device-Identification Register Configuration

IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE	IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE	IDR BIT NUMBER	IDENTIFICATION SIGNIFICANCE
31	VERSION3	27	PARTNUMBER15	11	MANUFACTURER10 <sup>†</sup>
30	VERSION2	26	PARTNUMBER14	10	MANUFACTURER09†
29	VERSION1	25	PARTNUMBER13	9	MANUFACTURER08†
28	VERSION0	24	PARTNUMBER12	8	MANUFACTURER07 <sup>†</sup>
_	_	23	PARTNUMBER11	7	MANUFACTURER06 <sup>†</sup>
_	_	22	PARTNUMBER10	6	MANUFACTURER05 <sup>†</sup>
_	_	21	PARTNUMBER09	5	MANUFACTURER04 <sup>†</sup>
_	_	20	PARTNUMBER08	4	MANUFACTURER03 <sup>†</sup>
	_	19	PARTNUMBER07	3	MANUFACTURER02 <sup>†</sup>
	_	18	PARTNUMBER06	2	MANUFACTURER01 <sup>†</sup>
_	_	17	PARTNUMBER05	1	MANUFACTURER00 <sup>†</sup>
_	_	16	PARTNUMBER04	0	LOGIC1 <sup>†</sup>
_	_	15	PARTNUMBER03		
_	_	14	PARTNUMBER02		
_	_	13	PARTNUMBER01		-
_	_	12	PARTNUMBER00		

<sup>†</sup>Note that, for TI products, bits 11–0 of the device-identification register always contain the binary value 000000101111 (02F, hex).



## instruction-register opcode description

The instruction-register opcodes are shown in Table 3. The following descriptions detail the operation of each instruction.

**Table 3. Instruction-Register Opcodes** 

$\begin{array}{c} \text{BINARY CODE}^{\dagger} \\ \text{BIT 7} \rightarrow \text{BIT 0} \\ \text{MSB} \rightarrow \text{LSB} \end{array}$	BOUNDARY SCAN INSTRUCTION	DESCRIPTION	SELECTED DATA REGISTER	MODE
00000000	EXTEST	Boundary scan	Boundary scan	Test
10000001	IDCODE	Identification read	Device identification	Normal
10000010	SAMPLE/PRELOAD	Sample boundary	Boundary scan	Normal
00000110	HIGHZ	Control boundary to high impedance	Bypass	Modified test
10000111	CLAMP	Control boundary to 1/0	Bypass	Test
00001001	PRIVATE	Internal TI use only		
00001010	PRIVATE	Internal TI use only		
10001011	PRIVATE	Internal TI use only		
00001100	PRIVATE	Internal TI use only		
10001101	PRIVATE	Internal TI use only		
10001110	PRIVATE	Internal TI use only		
00001111	PRIVATE	Internal TI use only		
All others	BYPASS	Bypass scan	Bypass	Normal

<sup>†</sup>Bit 7 is used to maintain even parity in the 8-bit instruction.

#### boundary scan

This instruction conforms to the IEEE Std 1149.1-1990 EXTEST instruction. The BSR is selected in the scan path. Data appearing at the device input and I/O pins is captured in the associated BSCs. Data that has been scanned into the I/O BSCs for pins in the output mode is applied to the device I/O pins. Data present at the device pins, except for output enables, is passed through the BSCs to the normal on-chip logic. For I/O pins, the operation of a pin as input or output is determined by the contents of the output-enable BSCs (bits 47–44 of the BSR). When a given output enable is active (logic 0), the associated I/O pins operate in the output mode. Otherwise, the I/O pins operate in the input mode. The device operates in the test mode.

#### identification read

This instruction conforms to the IEEE Std 1149.1-1990 IDCODE instruction. The IDR is selected in the scan path. The device operates in the normal mode.

#### sample boundary

This instruction conforms to the IEEE Std 1149.1-1990 SAMPLE/PRELOAD instruction. The BSR is selected in the scan path. Data appearing at the device input pins and I/O pins in the input mode is captured in the associated BSCs, while data appearing at the outputs of the normal on-chip logic is captured in the BSCs associated with I/O pins in the output mode. The device operates in the normal mode.

#### bypass scan

This instruction conforms to the IEEE Std 1149.1-1990 BYPASS instruction. The bypass register is selected in the scan path. A logic 0 value is captured in the bypass register during Capture-DR. The device operates in the normal mode.



SCAS694 - MAY 2003

#### control boundary to high impedance

This instruction conforms to the IEEE Std 1149.1a-1993 HIGHZ instruction. The bypass register is selected in the scan path. A logic-0 value is captured in the bypass register during Capture-DR. The device operates in a modified test mode in which all device I/O pins are placed in the high-impedance state, the device input pins remain operational, and the normal on-chip logic function is performed.

#### control boundary to 1/0

This instruction conforms to the IEEE Std 1149.1a-1993 CLAMP instruction. The bypass register is selected in the scan path. A logic-0 value is captured in the bypass register during Capture-DR. Data in the I/O BSCs for pins in the output mode is applied to the device I/O pins. The device operates in the test mode.

#### timing description

All test operations of the SN74LVTH18511 are synchronous to the TCK signal. Data on the TDI, TMS, and normal-function inputs is captured on the rising edge of TCK. Data appears on the TDO and normal-function output pins on the falling edge of TCK. The TAP controller is advanced through its states (as shown in Figure 1) by changing the value of TMS on the falling edge of TCK and then applying a rising edge to TCK.

A simple timing example is shown in Figure 4. In this example, the TAP controller begins in the Test-Logic-Reset state and is advanced through its states, as necessary, to perform one instruction-register scan and one data-register scan. While in the Shift-IR and Shift-DR states, TDI is used to input serial data, and TDO is used to output serial data. The TAP controller then is returned to the Test-Logic-Reset state. Table 4 details the operation of the test circuitry during each TCK cycle.



**Table 4. Explanation of Timing Example** 

TCK CYCLE(S)	TAP STATE AFTER TCK	DESCRIPTION
1	Test-Logic-Reset	TMS is changed to a logic-0 value on the falling edge of TCK to begin advancing the TAP controller toward the desired state.
2	Run-Test/Idle	
3	Select-DR-Scan	
4	Select-IR-Scan	
5	Capture-IR	The IR captures the 8-bit binary value 10000001 on the rising edge of TCK as the TAP controller exits the Capture-IR state.
6	Shift-IR	TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP on the rising edge of TCK as the TAP controller advances to the next state.
7–13	Shift-IR	One bit is shifted into the IR on each TCK rising edge. With TDI held at a logic 1 value, the 8-bit binary value 11111111 is scanned serially into the IR. At the same time, the 8-bit binary value 10000001 is scanned serially out of the IR via TDO. In TCK cycle 13, TMS is changed to a logic 1 value to end the IR scan on the next TCK cycle. The last bit of the instruction is shifted as the TAP controller advances from Shift-IR to Exit1-IR.
14	Exit1-IR	TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
15	Update-IR	The IR is updated with the new instruction (BYPASS) on the falling edge of TCK.
16	Select-DR-Scan	
17	Capture-DR	The bypass register captures a logic-0 value on the rising edge of TCK as the TAP controller exits the Capture-DR state.
18	Shift-DR	TDO becomes active and TDI is made valid on the falling edge of TCK. The first bit is shifted into the TAP on the rising edge of TCK as the TAP controller advances to the next state.
19–20	Shift-DR	The binary value 101 is shifted in via TDI, while the binary value 010 is shifted out via TDO.
21	Exit1-DR	TDO becomes inactive (goes to the high-impedance state) on the falling edge of TCK.
22	Update-DR	The selected data register is updated with the new data on the falling edge of TCK.
23	Select-DR-Scan	
24	Select-IR-Scan	
25	Test-Logic-Reset	Test operation completed




Figure 4. Timing Example



SCAS694 - MAY 2003

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, V <sub>O</sub> (see Note 1) .	–0.5 V to 7 V
Current into any output in the low state, IO	128 mA
Current into any output in the high state, I <sub>O</sub> (see Note 2)	64 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3)	55°C/W
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 4)

			MIN	MAX	UNIT
Vcc	Supply voltage		2.7	3.6	V
$V_{IH}$	High-level input voltage		2		V
$V_{IL}$	Low-level input voltage	voltage		8.0	V
٧ <sub>I</sub>	Input voltage			5.5	V
ЮН	High-level output current	el output current		-32	mA
lOL	Low-level output current			32	mA
l <sub>OL</sub> ‡	Low-level output current			64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled		10	ns/V
T <sub>A</sub>	Operating free-air temperature	_	-40	85	°C

<sup>‡</sup> Current duty cycle  $\leq$  50%, f  $\geq$  1 kHz

NOTE 4: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



NOTES: 1. The input and output negative-voltage ratings can be exceeded if the input and output clamp-current ratings are observed.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT	
VIK		$V_{CC} = 2.7 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2	V	
		V <sub>CC</sub> = 2.7 V to 3.6 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.	2			
Vari		$V_{CC} = 2.7 V$ ,	I <sub>OH</sub> = -3 mA	2.4			V	
VOH	Vec - 3 V	I <sub>OH</sub> = -8 mA	2.4			V		
		VCC = 3 V	$I_{OH} = -32 \text{ mA}$	2				
		V <sub>CC</sub> = 2.7 V	$I_{OL} = 100  \mu A$			0.2		
		VCC = 2.7 V	$I_{OL} = 24 \text{ mA}$			0.5		
$V_{OL}$			I <sub>OL</sub> = 16 mA			0.4	V	
		V <sub>CC</sub> = 3 V	I <sub>OL</sub> = 32 mA			0.5		
			$I_{OL} = 64 \text{ mA}$			0.55		
	CLK,	V <sub>CC</sub> = 3.6 V,	$V_I = V_{CC}$ or GND			±1		
	LE, TCK	V <sub>CC</sub> = 0 or 3.6 V,	V <sub>I</sub> = 5.5 V			10		
			V <sub>I</sub> = 5.5 V			5		
1.	OE, TDI, TMS	S V <sub>CC</sub> = 3.6 V	$V_I = V_{CC}$			1	μΑ	
Ч	TDI, TIVIS		V <sub>I</sub> = 0	-25		-100		
	_	V <sub>CC</sub> = 3.6 V	V <sub>I</sub> = 5.5 V			20		
	A or B ports‡		VI = VCC			1		
	ports		V <sub>I</sub> = 0			<b>–</b> 5		
l <sub>off</sub>		V <sub>CC</sub> = 0,	$V_{I}$ or $V_{O} = 0$ to 4.5 V			±100	μА	
	A or B		V <sub>I</sub> = 0.8 V	75	150	500		
I <sub>I(hold)</sub> §	ports	VCC = 3 V	V <sub>I</sub> = 2 V	-75	-150	-500	μΑ	
lozh	TDO	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 3 V			1	μА	
lozL	TDO	V <sub>CC</sub> = 3.6 V,	V <sub>O</sub> = 0.5 V			-1	μА	
lozpu	TDO	V <sub>CC</sub> = 0 to 1.5 V,	V <sub>O</sub> = 0.5 V or 3 V			±50	μА	
lozpd	TDO	V <sub>CC</sub> = 1.5 V to 0,	V <sub>O</sub> = 0.5 V or 3 V			±50	μΑ	
			Outputs high		0.6	2		
Icc		$V_{CC} = 3.6 \text{ V}, I_{O} = 0, V_{I} = V_{CC} \text{ or GND}$	Outputs low		18	24	mA	
			Outputs disabled		0.6	2		
ΔICC¶		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$ , One input at $V_{CC} - 0.6 \text{ V}$ , Other inputs at $V_{CC}$ or GND	•			0.5	mA	
Ci		V <sub>I</sub> = 3 V or 0			4		pF	
C <sub>io</sub>		$V_O = 3 \text{ V or } 0$			10		pF	
Co		V <sub>O</sub> = 3 V or 0			8		pF	

<sup>†</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. ‡ Unused pins at V<sub>CC</sub> or GND

<sup>§</sup> The parameter I<sub>I(hold)</sub> includes the off-state output leakage current.

¶ This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

SCAS694 - MAY 2003

## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 5)

				V <sub>CC</sub> =		VCC =	2.7 V	UNIT
				MIN	MAX	MIN	MAX	
fclock	Clock frequency	CLKAB or CLKBA			100		80	MHz
t Dulas disselfes	CLKAB or CLKBA high or low		4.4		5.6		20	
ιw.	t <sub>W</sub> Pulse duration	LEAB or LEBA high		3		3		ns
		A before CLKAB↑ or B before CLKBA↑		2.8		3		
t <sub>su</sub>	Setup time		CLK high	1.5		0.7		ns
	A before LEAB↓ or B before LEBA↓  CLK low		1.6		1.6		]	
t. Hald time	A after CLKAB↑ or B after CLKBA↑		1.4		1.1		20	
<sup>۱</sup> ۱n	t <sub>h</sub> Hold time	A after LEAB↓ or B after LEBA↓		3.1		3.5		ns

## timing requirements over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 5)

			V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT	
			MIN	MAX	MIN	MAX		
fclock	Clock frequency	TCK		50		40	MHz	
t <sub>W</sub>	Pulse duration	TCK high or low	9.5		10.5		ns	
	Setup time	A, B, CLK, LE, or OE before TCK↑	6.5		7		ns	
t <sub>su</sub>		TDI before TCK↑	2.5		3.5			
		TMS before TCK↑	2.5		3.5			
	Hold time	A, B, CLK, LE, or OE after TCK↑	1.7		1			
t <sub>h</sub>		TDI after TCK↑	1.5		1		ns	
		TMS after TCK↑	1.5		1			
t <sub>d</sub>	Delay time	Power up to TCK↑	50		50		ns	
t <sub>r</sub>	Rise time	V <sub>CC</sub> power up	1		1		μs	

## switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (normal mode) (see Figure 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT
	(INFOT)		MIN	MAX	MIN	MAX	
fmax	CLKAB or CLKBA		100		80		MHz
<sup>t</sup> PLH	A or B	B or A	1.5	4.9		5.6	ns
<sup>t</sup> PHL		B 01 A	1.5	4.9		5.6	115
<sup>t</sup> PLH	CLKAB or CLKBA	B or A	1.5	5.8		6.8	ns
<sup>t</sup> PHL		B 01 A	1.5	5.8		6.8	119
<sup>t</sup> PLH	LEAB or LEBA	B or A	1.5	7.4		8.4	ne
<sup>t</sup> PHL		B 01 A	1.5	5.7		6.4	ns 4
<sup>t</sup> PZH	OEAB or OEBA	B or A	1.5	7.1		8.3	ns
t <sub>PZL</sub>		B OI OEBA B OI A	1.5	7.1		8.3	
<sup>t</sup> PHZ	OEAB or OEBA	B or A	2.5	7.8		8.4	ns
<sup>t</sup> PLZ		5 01 A	2.5	7.8		8.4	113




SCAS694 - MAY 2003

# switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (test mode) (see Figure 5)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 3.3 V ± 0.3 V		V <sub>CC</sub> = 2.7 V		UNIT
		(001F01)	MIN	MAX	MIN	MAX	
f <sub>max</sub>	TCK		50		40		MHz
<sup>t</sup> PLH	тск↓	A or B	2.5	14		17	ns
<sup>t</sup> PHL			2.5	14		17	
<sup>t</sup> PLH	тск↓	TDO	1	5.5		6.5	ns
<sup>t</sup> PHL		100	1.5	6.5		7.5	
<sup>t</sup> PZH	тск↓	A or B	4	17		20	ns
t <sub>PZL</sub>		AOIB	4	17		20	
<sup>t</sup> PZH	TCK↓	TDO	1	5.5		6.5	ns
t <sub>PZL</sub>	TORV	IDO	1.5	5.5		6.5	
<sup>t</sup> PHZ	тск↓	A or B	4	18		20	ns
t <sub>PLZ</sub>		A 01 B	4	17		18.5	
<sup>t</sup> PHZ	тск↓	TDO	1.5	7		8.5	ns
t <sub>PLZ</sub>		TON	150	1.5	7		8

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50~\Omega$ ,  $t_f \leq 2.5$  ns.  $t_f \leq 2.5$  ns.
- D. The outputs are measured one at a time with one transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.


Figure 5. Load Circuit and Voltage Waveforms



## DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated