

FDJ1028N N-Channel 2.5 Vgs Specified PowerTrench® MOSFET

Features

- 3.2 A, 20 V. $R_{DS(ON)} = 90 \text{ m}\Omega$ @ $V_{GS} = 4.5 \text{ V}$ $R_{DS(ON)} = 130 \text{ m}\Omega$ @ $V_{GS} = 2.5 \text{ V}$
- Low gate charge
- High performance trench technology for extremely low R_{DS(ON)}
- FLMP SC75 package: Enhanced thermal performance in industry-standard package size


Applications

■ Battery management

General Description

This dual N-Channel 2.5V specified MOSFET uses Fairchild's advanced low voltage PowerTrench process. Packaged in FLMP SC75, the R_{DS(ON)} and thermal properties of the device are optimized for battery power management applications.





Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter		Ratings	Units	
V _{DSS}	Drain-Source Voltage		20	V	
V _{GSS}	Gate-Source Voltage		±12	V	
I _D	Drain Current - Continuous	(Note 1a)	3.2	A	
	- Pulsed		12		
P _D	Power Dissipation for single Operation	(Note 1a)	1.5	W	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C	
Thermal Characteristics					
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)		80	°C/W	
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		5		

Packge Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
.F	FDJ1028N	7"	8mm	3000 units

Electrical Characteristics T_A = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Charact	teristics					
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	20			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C		13		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 16 V, V _{GS} = 0 V			1	μΑ
I _{GSS}	Gate-Body Leakage	$V_{GS} = \pm 12 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA
On Charact	teristics (Note 2)	•	•	•	•	•
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	0.6	1.0	1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I_D = 250 μ A, Referenced to 25°C		-3		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 3.2 \text{ A}$ $V_{GS} = 2.5 \text{ V}, I_D = 2.7 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 3.2 \text{ A}, T_J = 125 ^{\circ}\text{C}$		70 100 83	90 130 132	mΩ
9 _{FS}	Forward Transconductance	V _{DS} = 5 V, I _D = 3.2 A		7.5		S
Dynamic C	haracteristics					
C _{iss}	Input Capacitance	V _{DS} = 10 V, V _{GS} = 0 V,		200		pF
C _{oss}	Output Capacitance	f = 1.0 MHz		50		pF
C _{rss}	Reverse Transfer Capacitance			30		pF
R _G	Gate Resistance	f = 1.0 MHz		3		Ω
Switching (Characteristics (Note 2)	•			•	
t _{d(on)}	Turn-On Delay Time	V _{DD} = 10 V, I _D = 1 A,		7	14	ns
t _r	Turn-On Rise Time	$V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$		8	16	ns
t _{d(off)}	Turn-Off Delay Time			11	20	ns
t _f	Turn-Off Fall Time			2	4	ns
Qg	Total Gate Charge	V _{DS} = 10 V, I _D = 3.2 A,		2	3	nC
Q _{gs}	Gate-Source Charge	V _{GS} = 4.5 V		0.4		nC
Q _{gd}	Gate-Drain Charge			1.0		nC
Drain-Sour	rce Diode Characteristics and Maximur	n Ratings				
Is	Maximum Continuous Drain-Source Die	ode Forward Current			1.25	Α
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = 1.25 A (Note 2)		0.8	1.2	V
t _{rr}	Diode Reverse Recovery Time	I _F = 3.2 A,		11		nS
Q _{rr}	Diode Reverse Recovery Charge	$d_{iF}/d_t = 100 \text{ A/}\mu\text{s}$		2.5		nC

Notes

1. R_{BJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{BJC} is guaranteed by design while R_{BCA} is determined by the user's board design.



 80°C/W when mounted on a 1in² pad of 2 oz copper (Single Operation).




 b) 140°C/W when mounted on a minimum pad of 2 oz copper (Single Operation).


Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%


Typical Characteristics




Typical Characteristics




Dimensional Outline and Pad Layout




Bottom View



Top View





Recommended Landing Pattern

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

SILENT SWITCHER® $ACEx^{TM}$ FACT Quiet Series™ OCX^{TM} UniFET™ $\mathsf{UltraFET}^{\circledR}$ ActiveArray™ GlobalOptoisolator™ $OCXPro^{TM}$ SMART START™ OPTOLOGIC[®] GTO™ SPM™ VCX™ Bottomless™ Build it Now™ HiSeC™ OPTOPLANAR™ Stealth™ Wire™ CoolFET™ I²C™ $\mathsf{PACMAN^{TM}}$ SuperFET™ SuperSOT™-3 i-Lo™ POP™ CROSSVOLT™ DOME™ $Implied Disconnect^{\intercal_M}$ Power247™ SuperSOT™-6 EcoSPARK™ IntelliMAX™ PowerEdge™ SuperSOT™-8 E²CMOS™ ISOPLANAR™ PowerSaver™ SyncFET™ EnSigna™ LittleFET™ PowerTrench[®] ТСМ™ $\mathsf{MICROCOUPLER}^{\mathsf{TM}}$ QFET® FACT™ TinyBoost™ $\mathsf{FAST}^{\circledR}$ QS™ TinyBuck™ MicroFET™ . TinyPWM™ FASTr™ MicroPak™ QT Optoelectronics™ FPS™ MICROWIRE™ Quiet Series™ TinyPower™ $\mathsf{TinyLogic}^{\mathbb{R}}$ $RapidConfigure^{\intercal_{M}}$ $\mathsf{FRFET}^\mathsf{TM}$ MSX^{TM} MSXPro™ RapidConnect™ TINYOPTO™ SerDes™ TruTranslation™ Across the board. Around the world.™ The Power Franchise® UHC™ ScalarPump™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

Programmable Active Droop™

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.