Bi-CMOS Linear Integrated Circuit, Silicon Monolithic

TB9053FTG,TB9054FTG

PWM-type, dual-channel, H-bridge, brushed DC motor driver for automotive application

1. Overview

TB9053FTG and TB9054FTG integrated circuit (IC) incorporates in each two output driver channels for direct drive of a brushed DC motor for automotive application.

PWM control with low on-resistance enables highly efficient motor drive output.

The PWM1 and PWM2 pins specify forward, reverse, or brake modes for motor 1, and the PWM3 and PWM4 pins specify these modes for motor 2. The ENABLE pins (EN1/ENB1 and

EN2/ENB2) specify drive or stop mode for the motor. The ISEL1 pin specifies whether the motor drive uses the PWM1

and PWM2 pins or SPI. The ISEL2 pin specifies whether the motor drive uses the PWM3 and PWM4 pins or SPI.

The output current capacity is 6.5 A (typ.), which is suitable for a wide range of automotive applications such as control of the

2. Application

Automotive applications such as control of the throttle valve, various engine valves, retractable door mirrors, and seat heater.

3. Features

Motor driver block: Dual-channel, H-bridge driver

 $(Ron(Nch+Nch))$ < 350 m Ω (Max @ Tj = 150°C, VBAT = 8 V) Dual-Channel Mode and Combined-Channel Mode selectable, connecting two outputs externally allows this IC to function as a single-channel H-bridge circuit and the device is also used as a 4-channel Half Bridge driver.

- Detection features: Over-current detection, over-temperature detection, VBAT under-voltage detection, and VCC under-voltage detection
- Initial diagnosis: Power supply fault detection circuit (VBAT under-voltage and VCC under-voltage)
- PWM control output
- Forward/reverse/brake modes
- Current limit control: Chopper-type current limiter
- High-side output current monitoring function (CM1 and CM2 pins)
- Open-load detection: During operation/non-operation
- DIAG output (DIAG1 and DIAG2 pins)
- H-Bridge Mode/Half-Bridge Mode selectable (OSEL1 and OSEL2 pins)
- Low-power Sleep Mode
- Through-current prevention circuit
- AEC-Q100/AEC-Q006 Capable

- SPI communication: fault reporting, device settings and motor control through the SPI registers
- Operating voltage range: VBAT = 4.5 to 28 V (absolute rating of power supply voltage = 40 V $(\text{max.}) (0.5 \text{ s})$

 $VCC = 4.5$ to 5.5 V $VDDO = 3.0$ to 5.5 V

- Operating temperature range: $Ta = -40$ to $125^{\circ}C$
- Small flat package: TB9053FTG(P-LQFN40-0606-0.50-001),
- TB9054FTG(P-VQFN40-0606-0.50-004)
- If the label of the shipping box indicates "[[G]]/RoHS COMPATIBLE", "[[G]]/RoHS [[Chemical symbol(s) of controlled substance(s)", "RoHS COMPATIBLE", or "RoHS COMPATIBLE, [[Chemical symbol(s) of controlled substance(s)]]>MCV", then this product is compatible with the EU RoHS Directive (2011/65/EU) in the manner the indication states.

TOSHIBA

4. Block diagram

C1,C2 capacitance value: 0.1µF to 1µF

Figure 4.1. Block diagram

Note: Some of the functional blocks and circuits in the block diagram may be omitted or simplified for explanatory purposes.

The signal supplied to each driver output circuit is not generated by a logical operation between the EN and ENB pin inputs, the independent EN and ENB signals are directly supplied to each driver output circuit Instead.

5. Pin assignment

Pin assignment (top view)

Figure 5.1. Pin assignment

6. Pin description

6.1. Pin description

Table 6.1. Pin description

Note: Connect the corner pins and exposed-pad pins to GND in your system. No testing before shipment is performed on these pins.

*1: Connect the external pull-up resistors for the DIAG1 and DIAG2 pins to VDDIO (MCU power supply). If SPI communication is not used, connect the VDDIO pin and the external pull-up resistors for the DIAG1 and DIAG2 pins to the VCC power supply.

*2: The CM1/CM2 pins use a circuit with a 5 V power supply; if you use a 3 V MCU power supply, be careful not to exceed the absolute withstand voltage.

7. Function description

In the specifications below, DT and SB denote the motor drive operations "dead time" and "short brake", respectively.

Motor drive output circuit

The output circuit operates in the following modes (Table 7.1):

In [Table 7.1](#page-6-0) to [Table 7.7,](#page-10-0) the following notation are used. X: Don't care, H: High, L: Low, and Z: High impedance.

Note: The OSEL1 and OSEL2 pin inputs are latched when the initial diagnosis starts. If the IC enters Prohibited Mode, reset the VCC power supply (by lowering it below the VCC under-voltage and POR detection voltage) to restart the IC.

7.1.1. Dual-Channel Mode (SMALL Mode) (OSEL1 = L and OSEL2 = H)

Table 7.1. H-bridge motor function 1

Note: When changing the motor rotation from forward to reverse or vice versa, always insert a regenerative brake. Otherwise, the IC may break down.

Note: When current limit control is applied, operation differs from the motor function table above. For details, refer to "[7.7.](#page-26-0) Current limit control".

Note: The SLEEPB pin sets a low-power Sleep Mode. When SLEEPB = L, the system enters Sleep Mode. When SLEEPB = H, the system cancels Sleep Mode.

Note: When SLEEPB = L, the ENB1/2 pins does not use OPEN, set the ENB1/2 pins to L or H.

7.1.2. Combined-Channel Mode (LARGE Mode) (OSEL1 = L and OSEL2 = L)

PWM3 and PWM4 are ineffective. Externally short-circuit ISEL1/2, EN1/2, ENB1/2, OUT1/2, and OUT3/4.

Table 7.2. H-bridge motor function 2

Note: When SLEEPB = L, the ENB1/2 pins does not use OPEN, set the ENB1/2 pins to L or H.

● Combined-Channel Mode (LARGE Mode) uses the IC as a single-channel device by short-circuiting the outputs as follows:

7.1.3. Half Mode (OSEL1 = H and OSEL2 = L)

Note: In Half-Bridge Mode, only the motor drive with the PWM1 and PWM2 pins is usable. Note: In Half-Bridge Mode,Set the ISEL1 pin to L.

Note: In Half-Bridge Mode, If ISEL1 = H, the system enters Prohibited Mode (output OFF). During Prohibited Mode, Prohibited Mode (output OFF) is canceled when ISEL1 is set to L again. Note: When SLEEPB = L, the ENB1/2 pins does not use OPEN, set the ENB1/2 pins to L or H.

Note: In Half-Bridge Mode, only the motor drive with the PWM1 and PWM2 pins is usable. Note: In Half-Bridge Mode,Set the ISEL1 pin to L.

Note: In Half-Bridge Mode, If ISEL1 = H, the system enters Prohibited Mode (output OFF). During Prohibited Mode, Prohibited Mode (output OFF) is canceled when ISEL1 is set to L again.

Note: When SLEEPB = L, the ENB1/2 pins does not use OPEN, set the ENB1/2 pins to L or H.

7.2. Notes on half-bridge usage

Using the OSEL1 pin sets this IC to function as a half-bridge circuit. Note that the following functions are partially disabled.

See the following table:

Table 7.4. Half-bridge specifications

Note: When using the IC as a half-bridge circuit, there is no current-limit functionality, as no current-limit circuit is embedded in the upper part of the circuit. Therefore, the current increases until overcurrent is detected.

7.2.1. Dual-Channel Mode (SMALL Mode, which uses two channels)

Table 7.5. Function operation during abnormality detection (1)

*1: The detection signal of the over-temperature detection circuit retains its state even when VBAT falls below the under-voltage detection voltage.

7.2.2. Combined-Channel Mode (LARGE Mode, which uses the IC as one channel)

Table 7.6. Function operation during abnormality detection (2)

Note: In Combined-Channel Mode, (LARGE Mode), PWM3 and PWM4 are ineffective.

Note: In Combined-Channel Mode (LARGE Mode), externally short-circuit ISEL1/2, EN1/2, ENB1/2, OUT1/2, and OUT3/4.

*1: The detection signal of the over-temperature detection circuit retains its state even when VBAT falls below the under-voltage detection voltage.

Table 7.7. Output state

TOSHIBA

Figure 7.1. EN/ENB signals and motor drive output

Note: When disabling the output using the EN and ENB pins, the output changes to OFF without the inclusion of dead time.

Sleep Mode requires a recovery time, because the IC turns off its internal functions to reduce power consumption.

7.3. Slew rate

The following table shows the possible slew rate settings using SPI:

	Slew rate V/us (design data)	(Reference) µs for 14 V (design data)	SPI setting
Slow1	1.09	12.80	CONFIG1/2 DATA[14:12] = 001
Slow ₂	2.19	6.40	CONFIG1/2 DATA[14:12] = 010
Slow ₃	4.38	3.20	CONFIG1/2 DATA[14:12] = 011
Slow4	8.75	1.60	CONFIG1/2 DATA[14:12] = 100
Normal	17.50	0.80	CONFIG1/2 DATA[14:12] = 000
Fast ₂	21.88	0.64	CONFIG1/2 DATA[14:12] = 101
Fast1	26.25	0.53	CONFIG1/2 DATA[14:12] = 110

Table 7.8. Slew rate setting

7.4. Dead time

Dead time prevents motor output through-current. The system monitors the gate voltage of the internal DMOS. After detecting that the high side in the IC changes to OFF, the low side automatically changes to ON to prevent through-current.

PWM Function

7.5.1. PWM function (forward rotation, low-side regeneration) (EN=H, ENB=L) [\(Figure 7.2](#page-12-0) and [Figure 7.3\)](#page-12-1)

* ○ indicates a DMOS transistor that is ON.

Figure 7.2. Current path for PWM function (forward rotation, low-side regeneration)

Note: Some of the functional blocks and circuits in the block diagram may be omitted or simplified for explanatory purposes.

7.5.2. PWM function (forward) timing chart

* D.T: Dead time

Figure 7.3. PWM function (forward rotation, low-side regeneration) timing chart

7.5.3. PWM function (forward rotation, high-side regeneration) (EN=H, ENB=L)[\(Figure 7.4](#page-13-0) and

Figure 7.4. Current path for PWM function (forward rotation, high-side regeneration)

Note: Some of the functional blocks and circuits in the block diagram may be omitted or simplified for explanatory purposes.

7.5.4. PWM function (forward) timing chart

TOSHIBA

* D.T: Dead time

Figure 7.5. PWM function (forward rotation, high-side regeneration) timing chart

7.5.5. PWM function (reverse rotation, low-side regeneration) (EN=H, ENB=L)[\(Figure 7.6](#page-14-0) and [Figure 7.7\)](#page-14-1)

* The circled DMOS FET indicates active. .

Figure 7.6. Current path for PWM function (reverse rotation, low-side regeneration)

Note: Some of the functional blocks and circuits in the block diagram may be omitted or simplified for explanatory purposes.

7.5.6. PWM function (reverse) timing chart

TOSHIBA

* D.T: Dead time

Figure 7.7. PWM function (reverse rotation, low-side regeneration) timing chart

7.5.7. PWM function (reverse rotation, high-side regeneration) (EN=H, ENB=L) [\(Figure 7.8](#page-15-0) and [Figure 7.9\)](#page-15-1)

Figure 7.8. Current path for PWM function (reverse rotation, high-side regeneration)

Note: Some of the functional blocks and circuits in the block diagram may be omitted or simplified for explanatory purposes.

TOSHIBA

* D.T: Dead time

Figure 7.9. PWM function (reverse rotation, high-side regeneration) timing chart

VBAT

7.5.9. Combined-Channel Mode (LARGE Mode)

In Combined-Channel Mode (LARGE Mode), the circuit operates as follows. For operation details, refer to the PWM function above.

7.5.10. Function and SPI CONFIG register setting

Table 7.9. Function and SPI CONFIG register setting

DIAG output [\(Table 7.10](#page-18-0) and [Figure 7.10\)](#page-20-0)

DIAG1 and DIAG2 are open-drain output pins. Insert pull-up resistors between these pins and VDDIO (MCU power supply). If not using SPI communication, connect the VDDIO pin and the external pull-up resistors, that is connected at DIAG1 and DIAG2, to the VCC power supply. These pins output L when the following abnormalities are detected.

・In the following table, X: Don't care, H: High, L: Low, and Hi-Z: High impedance.

Table 7.10. DIAG functionality (Dual-Channel Mode)

*1: Operation is similar to [Table 7.1.](#page-6-0) H-bridge motor function 1.

*2: Operation specified in CONFIG1 DATA[8].

*1: Operation is similar to [Table 7.2.](#page-7-0) H-bridge motor function 2.

*2: Operation specified in CONFIG1 DATA[8].

TOSHIBA

Note: In Combined-Channel Mode, externally short-circuit ISEL1/2, EN1/2, ENB1/2, OUT1/2, and OUT3/4.Note that EN2/ENB2 are effective as analog signals to control the output DMOS gates but ineffective as signals supplied to the logic circuit.

■ Even in Combined-Channel Mode (LARGE Mode), each DIAG circuit operates individually.

Figure 7.10. Example DIAG output circuit configuration

Note: Some of the functional blocks and circuits in the block diagram may be omitted or simplified for explanatory purposes.

Table 7.12. DIAG functionality when an abnormality is detected (details)

7.6.1. Abnormal VBAT/VCC voltage

・When the abnormal VBAT/VCC voltage returns to normal, motor operation recovers automatically.

・When the abnormal VBAT/VCC voltage returns to normal, DIAG output also recovers automatically. The abnormality bit (STATUS1 DATA[10]) for VCC abnormal voltage (VCC under-voltage detection) is latched until SPI clears the bit.

The abnormality bit (STATUS1 DATA[10]) for VCC abnormal voltage (VCC under-voltage detection) is cleared when a single pulse of Disable→Enable in EN or ENB triggers an initial/restarted diagnosis.

Figure 7.11. VCC under-voltage detection timing chart

TOSHIBA

Figure 7.12. VBAT under-voltage detection timing chart

7.6.2. Over-current detection

Either the EN pin rising edge or the ENB pin falling edge clears the latched L output from the DIAG pin.

Table 7.13. OUT1/2, OUT3/4, abnormality bit, and DIAG function when over-current is detected (details)

Table 7.13Condition (1): Over-current detection continues for 1 μs Condition (2): EN or ENB Disable→Enable timing Condition (3): Output Hi-Z cancellation setting using SPI communication

Supplement 1: Cancellation timing of Hi-Z for OUT1/2 and OUT3/4

・For SPI_PWM drive: Once the cancellation condition is satisfied, Hi-Z is canceled at the next PWM cycle. The next PWM cycle is as follows.

- (1) PWM duty-ON timing of forward or reverse drive
- (SPI settings for the PWM duty-ON interval: 0% to 100%)
- (2) Brake or output OFF (Hi-Z) \Rightarrow PWM duty-ON timing of forward or reverse drive (SPI settings for the PWM duty-ON interval: 0% to 100%)
- ・For direct PWM drive: Once the cancellation condition is satisfied, Hi-Z is immediately canceled.
- ・However, if EN/ENB = Disable, Hi-Z is canceled at Disable→Enable regardless of the PWM drive method.

Supplement 2: Over-current operation in Half-Bridge Mode (a mode limited to direct PWM drive)

- ・Only the driver pin for which over-current is detected (OUT1, OUT2, OUT3, or OUT4) is set to Hi-Z.
- ・Hi-Z is canceled immediately after it receives a Hi-Z cancellation signal from SPI communication, or when EN/ENB changes from Disable to Enable.

Note: Direct PWM drive cancels Hi-Z immediately without synchronizing with PWM instructions regardless of H-Bridge or Half-Bridge Mode.

TOSHIBA

7.6.3. Over-temperature detection

The latched L output of the DIAG pin is automatically cleared (automatic recovery type).

Figure 7.13 Over-temperature detection timing chart

Current-limit control

This IC adopts a chopper-type current-limit control. When an event causes a large current, such as transient pulses due to high-speed throttle operation or a locked motor due to an immovable motor shaft, the IC activates the current-limit control to protect the actuator and reduce the power dissipation. (An additional over-current protection circuit prepared in another block handles short-circuits to power supply or ground.)

The current-limit comparator is located on the low side. Ilim-H denotes the high threshold, and Ilim-L denotes the low threshold. The low side performs regeneration (slow decay).

A blanking time is set internally, after which current-limit control activates. Ilim-H = 6.5 A (typ.) and Ilim- $L =$ Ilim-H - 0.25 A (typ.)

Two current-limit thresholds are selectable for 16 combinations by SPI registers as following table.

In Combined-Channel Mode, the following four combinations are selectable:

7.7.1. Chopper-type current-limit control (basic operation) [\(Figure 7.14\)](#page-27-0)

The following illustrates the basic operation of the chopper-type current-limit control (when Ilim-H = 6.5 A and $Ilim-L = Ilim-H - 0.25 A$:

Figure 7.14 Chopper-type current-limit control

Note: Parts of each timing chart shown in this specification document may be omitted or simplified for explanatory purposes.

<Basic operation>

- (1) Large current is detected at Ilim-H (6.5 A).
- (2) The blanking counter starts counting at the detection. Since a current above Ilim-H (6.5 A) still flows in this case, the current limit signal rises at the falling edge of tBLANK1 after a blanking time (tBLANK1: 11.5 μs).
- (3) After the blanking, the motor drive output automatically enters a short-brake mode (low side simultaneous ON) for current regeneration. At the same time, Toff min rises to H to start counting.
- (4) After a Toff_min period (20.5 μs), if the current is below Ilim-L, normal operation (forward rotation) resumes.
- (5) Since PWM1 is H, the motor drive current increases. In this case, the PWM1 signal indicated by Note 1 is ignored (Toff min is prioritized).

7.7.2. PWM signal input during forward rotation (Case 1) [\(Figure 7.14\)](#page-27-0)

- (6) After the motor operation resumes at the falling edge of Toff_min, large current is detected again at Ilim-H (6.5 A).
	- Counting by tBLANK1 (11.5 μs) starts.
- (7) When PWM changes to L during the blanking time, a short-brake is applied (low side simultaneous ON) along with current regeneration.
- (8) Since the current value after Toff $\,$ min (20.5 µs) is above Ilim-L, the short brake continues.
- (9) Since Ilim-L is detected, current limit changes to L and normal mode resumes.
- (10) Since PWM1 is still H, the motor drive current increases.

7.7.3. PWM signal input during forward rotation (Case 2) [\(Figure 7.14\)](#page-27-0)

- (11) At the falling edge of PWM1, short-brake mode begins.
- (12) When PWM1 = H, normal mode resumes.
- (13) Since PWM1 is still H, the motor drive current increases.
- (14) When PWM1 = L, the operation becomes short-brake mode, and the motor drive current decreases.

7.7.4. Current measurement points in current-limit control

The current is detected at the low-side driver of the motor drive output [\(Figure 7.15\)](#page-28-0).

Figure 7.15 Current measurement points in current-limit control

7.7.5. Operation flowchart [\(Figure 7.16\)](#page-28-1)

Figure 7.16 Current-limit control circuit operation flowchart

Note: Some of the functional blocks and circuits in the block diagram may be omitted or simplified for explanatory purposes.

7.7.6. Temperature-adjusted current-limit control [\(Figure 7.17\)](#page-29-0)

When the junction temperature Tj increases to the Twar temperature (150 to 177°C), the current-limit control circuit reduces the current-limit threshold to 2.5 A. Ilim-L also decreases with Ilim-H.

Figure 7.17 Temperature-adjusted current-limit control

High-side current monitoring: CM pin [\(Figure 7.18,](#page-30-0) [Figure 7.19,](#page-31-0)Figure 20,Figure21)

This IC monitors the current value (0 to 6A) flowing through the high side Nch of the H-bridge circuit anytime in active mode. 0.24% of the current is output from CM1(CM2) pin to be converted to voltage with an external resistor(220Ω) connected between CM1(CM2) and GND. The MCU can recognize the motor condition such as the motor rocked or the motor disconnected in active mode with the voltage generated at CM1(CM2) pin.

For open-load detection during operation, connects an external resistor. Current monitoring is enabled even when EN/ENB are disabled and the output is OFF. However, monitoring is disabled in Sleep Mode (SLEEPB = L).

Note: The resistor (220Ω) in the above figure is when the MCU (ADC) power supply is used at 5V. Since this output circuit configuration consists of a 5V power supply circuit, be careful not to exceed the withstand voltage of the MCU pins if the MCU power supply is 5V or lower. (Addition of a zener diode or the like is recommended.)

Also, note that the 220 Ω external resistor requires thorough evaluation because variations in the external resistor value will also cause variations in output voltage.

- Note: The current monitor on the Hi-side side is also used to detect an open load during operation, so be sure to connect a resistor (220Ω) + capacitor (0.1µF to 1µF). If the resistor and capacitor are not connected, the load open detection during operation will not be detected.
- Note: The range of the current monitor is 0 to 6A even when using the Large mode (2-channel coupling mode).

TOSHIBA

The following shows an example where the current is 3 A. Note that consecutive forward and reverse operation is prohibited. Always insert a short brake.

Figure 7.19 High-side current monitoring timing chart

TOSHIBA

Figure 7.20 CM pin current vs. OUT current characteristics (0 to 6A)

Figure 7.21 CM pin current vs. OUT current characteristics (0 to 1.5A)

Open-load detection

This IC detects an open load when the motor connection between OUT1 and OUT2 or between OUT3 and OUT4 is open.

Upon detection, the IC changes the DIAG pin to L and performs an operation to notify the SPI register that the load is open. As shown below, an open-load detection can occur in two environments (operation/non-operation).

7.9.1. Open-load detection circuit during operation (output ON)

An open load is identified using the CM (current monitoring) function. So insert a resistor between the CM pin and GND.

The following shows a block diagram [\(Figure 7.22\)](#page-33-0) and operation waveforms (a load current waveform and internal signals: [Figure 7.23\)](#page-34-0) that serve as a design specification for detecting an open load during operation.

Figure 7.22 Open-load detection during operation: block diagram

Note: Some of the functional blocks and circuits in the block diagram may be omitted or simplified for explanatory purposes.

Detailed specifications of open-load detection signal DO_OPSH

- Operation specifications of open detection counter
	- ・When monitoring condition (*1) matches
		- DI CM_OPENDET = Lo (below current threshold) ⇒increment counter
		- DI CM_OPENDET = Hi (above current threshold) \Rightarrow clear counter (cleared state is fixed)
	- ・When monitoring condition (*1) doesn't match If monitoring masking condition (*2) matches ⇒clear counter (cleared state is fixed) If monitoring masking condition (*2) doesn't match ⇒suspend counter incrementation (counter value is retained)
- Operation specifications of open-load detection signal DO_OPSH
	- ・Open detection signal = 1 when counter value reaches 100 ms
	- \cdot Open detection signal = 0 (automatic recovery) when counter-clear condition is satisfied
	- * When EN/ENB are disabled or an abnormality is detected, no monitoring occurs, and the state of the detection signal is retained.
- Handling of open-load detection signal DO_OPSH
	- ・Open-load detection signal is a state-recognition signal and thus has no effect on motor operation
	- ・While the open detection signal is 1, DIAG outputs Lo
	- ・IC constantly writes open detection signal DO_OPSH in SPI register
- *1: Condition for monitoring
	- (OUT1 Hi-side, OUT2 Hi-side) = (ON, OFF) or (OFF, ON)
	- $(OUT3\ Hi-side, OUT4\ Hi-side) = (ON, OFF)$ or (OFF, ON)
- *2: Condition for masking monitoring (because no output current flows through the IC)
	- ・During initial diagnosis
	- ・While EN or ENB is disabled (since the output is Hi-Z) This means that even after initial diagnosis completes, monitoring is masked when the system is disabled.
	- ・When a detected abnormality forces the output to be Hi-Z
	- ・During Sleep Mode (nothing can be monitored, because logic operations are disabled)

Figure 7.23 Open-load detection during operation: operation waveform

When the motor is operating and the load current falls below the threshold, the counter reset state is cancelled and counter incrementation starts. When the counter reaches the value where detection is recognized, the circuit outputs an open detection signal.

7.9.2. Open-load detection circuit during non-operation (output OFF)

- ・Open-load detection during non-operation performs as follows:
- Initial diagnosis does not execute open-load detection during non-operation. The initial diagnosis only tests the comparator circuit to be used for open-load detection during non-operation.
- After the initial diagnosis completes, start the open-load detection during non-operation function using an SPI signal whenever the user deems it necessary.
- Select a detection duration depending on the load conditions using SPI communication.
- Open-load detection during non-operation detects an open load when the motor is stopped (braked or output OFF (Hi-Z) due to SPI control). When the IC is enabled and the motor is stopped (braked or output OFF (Hi-Z) due to SPI control), send CONFIG7 DATA[30]/[27]=1 (execution of openload detection while Ch1/Ch2 is not operating) using SPI communication to execute the detection operation.
- The threshold to detect output voltage swiched is set 1/2×VBAT [V] (typ.)
- ・Output states before starting open-load detection during non-operation (motor is stopped): The output is braked (low or high side) by PWM input (duty-ON period is 0%). The output is braked or in an OFF (Hi-Z) state due to a motor operation setting from SPI control.
- Note: Even when VBAT/VCC under-voltage detection activates, the output is OFF (Hi-Z). Since the supply voltage is out of the operating range, however, open-load detection does not work.
- Note: VBAT/VCC under-voltage detection and over-current detection, over-temperature detection and initial diagnosis operation are prioritized over open-load detection during non-operation.
- Note:, When abnormal conditons (VBAT/VCC under-voltage detection / over-current detection / overtemperature detection) and initial diagnosis operation are detected under an open-load detection condition during non-operation, an open-load detection is interruptted and the outputs turn OFF (Hi-Z) by these anomaly detection or initial diagnosis operation.
- Note: When an open-load detection interrupts operation by fault detections (VBAT/VCC under-voltage detection and over-current detection, over-temperature detection) and initial diagnosis operation, abnormality bit (STATUS1 DATA [18] / [17]) of an open-load detection during nonoperation is still "0" (undetected).

Open-load detection during non-operation: conceptual timing chart

Note: Some of the functional blocks and circuits in the block diagram may be omitted or simplified for explanatory purposes.
7.9.3. Output short detection to power supply or ground during non-operation

The open-load detection circuit shown above can also detect a output short to power supply or ground. For detection, when a single high-side/low-side DMOS is turned ON, check the output voltage while monitoring the voltage of the other side.

Note that if the detection takes too much time, a output short to power supply or ground may cause over-current through the DMOS.

Over-current detection (detection of output short to power supply or ground) is prioritized over openload detection during non-operation. When over-current condition (detection of output short to power supply or ground) is detected under an open-load detection condition during non-operation, an openload detection is interruptted and over-current detection performs.Also, when an open-load detection during non-operation is interruptted by detection over-current, abnormality bit (STATUS1 DATA [18] / [17]) of an open-load detection during non-operation is still "0" (undetected).

Figure 7.24 Output short detection to power supply or ground during non-operation : block diagram

Note: Some of the functional blocks and circuits in the block diagram may be omitted or simplified for explanatory purposes.

Sleep function

The IC has a sleep function. When the SLEEPB pin is L, the IC enters Sleep Mode, which reduces power consumption.

Note: When the IC recovers (restarts) from Sleep Mode, since the OSC and charge-pump circuits are OFF, a wake-up time is required. Design your system to accommodate the time needed for the restart.

Each internal block follows below table in Sleep Mode.

Table 7.14

●: Operating, ×: Disabled

*: In Half-Bridge Mode, it becomes invalid since current monitoring monitors the sum of the high side current of OUT1/2 and OUT3/4 which flows into CM1/2 terminal.

OSC circuit (oscillation circuit) [\(Figure 7.25\)](#page-38-0)

The IC has the oscillation circuit with 16 MHz.

The oscillation circuit automatically starts when VCC rises without any trigger signals.

Note: Parts of each timing chart shown in this specification document may be omitted or simplified for explanatory purposes.

SPI communication circuit

This IC incorporates an SPI communication circuit for bidirectional communication between this IC and an external MCU. This IC is the Slave and the external MCU is the Master in the communication. Using SPI communication, this IC and the external MCU can transmit and receive information to set various motor control parameters, monitor various abnormality detections, and control the motor drive circuit (drive mode and PWM duty ratio).

Both parallel and daisy-chain connections can be used to connect this IC and the external MCU.

7.12.1. SPI communication operation

Figure 7.26 SPI communication format

NCS is a chip-select input. When NCS is low, communication with an external MCU is enabled (low active). The IC determines the received command at the rising edge of NCS. When NCS is low, serial data is transmitted and received, synchronized with SCLK. When NCS is high, SDO is in a highimpedance (Hi-Z) state.

SCLK is a clock input to synchronize communication between this IC and an external MCU. The external MCU, synchronized with the rising edge of SCLK, outputs transmission data to SDI of this IC. This IC, synchronized with the falling edge of SCLK, reads the received data. Similarly, this IC, synchronized with the rising edge of SCLK, outputs transmission data from SDO to the external MCU or to the next IC in the daisy chain. The external MCU or next IC in the daisy chain, synchronized with the falling edge of SCLK, reads the received data.

SDI (Serial Data In) allows this IC to receive serial data. It receives serial data in order from MSB to LSB. SDI reads data, synchronizing with the falling edge of SCLK. The external MCU outputs transmission data, synchronized with the rising edge of SCLK.

SDO (Serial Data Out) allows this IC to transmit serial data. It transmits serial data in order from MSB to LSB. SDO outputs data, synchronized with the rising edge of SCLK. When NCS is high, SDO is in a high-impedance (Hi-Z) state.

As shown in [Figure 7.26,](#page-39-0) the length of serial data is 40 bits, which is defined as 1 frame. There are two communication operations: READ and WRITE. The external MCU selects READ/WRITE using the command bit (R/W bit) of the serial data.

For a parallel connection between the external MCU and this IC, NCS must be turned to low for each frame. For a daisy-chain connection, the MCU can communicate consecutively with multiple ICs (up to 8) after turning NCS to low. For example, if 8 ICs are connected in a daisy chain, 8 frames (40 bits $*$ 8 = 320 bits) can be communicated consecutively while NCS is low.

7.12.1.1. SPI communication READ operation

READ operation

[Table 7.15](#page-40-0) and [Table 7.16](#page-40-1) show the data configuration for the READ operation.

Table 7.15. READ command data configuration

- ・bit39 selects READ/WRITE operation. Command RW[39] = 0x0 specifies READ.
- ・bit38-32 specifies READ address. ADR[38:32] specifies the address that the external MCU reads.
- ・bit31-8: Blank bits. READ command does not use the bits.
- ・bit7-0: CRC data bits. The external MCU calculates the CRC data. The range of CRC operands is bit39-bit8 (RW, ADR, and Dummy).
- ・This IC transmits (replies with) DATA[31:8] that corresponds to the address ADR[38:32] specified by the READ command in the next frame.
- ・The range of CRC operands in READ command data received by this IC is bit39-bit8 (RW, ADR, and Dummy). When CRC identifies an error, the READ command is not executed.

Table 7.16. READ (reply) data configuration

・bit39: Error flag for the previous frame. When an error is detected, SPI communication error flag $FA[39] = 0x1$ is output.

- ・bit38-32: Address specified by the external MCU.
- ・bit31-8: Transmitted data DATA[31:8]. For a READ command, the IC transmits (replies with) data to the external MCU. The data to be transmitted is located in this IC's register corresponding to the address specified by the external MCU.
- ・bit7-0: CRC data. The IC calculates the CRC data. The range of CRC operands is bit39-bit8 (FA, ADR, and DATA).

7.12.1.2. SPI communication WRITE operation

WRITE operation

[Table 7.17](#page-40-2) and [Table 7.18](#page-41-0) show the data configuration in the WRITE operation.

・bit39 selects READ/WRITE operation. Command RW[39] = 0x1 specifies WRITE.

・bit38-32 specifies WRITE address. ADR[38:32] specifies the address in which the IC writes data.

・bit31-8: Transmitted data DATA[31:8] (data to be written to the IC).

- ・bit7-0: CRC data bits. The external MCU calculates the CRC data. The range of CRC operands is bit39-bit8 (RW, ADR, and DATA).
- ・The IC writes DATA[31:8] in the register that corresponds to the address ADR[38:32] specified by the WRITE command.

・The range of CRC operands in WRITE command data received by the IC is bit39-bit8 (RW, ADR, and DATA). When CRC identifies an error, the WRITE command is not executed.

Table 7.18. READ after WRITE (reply) data configuration

・bit39: Error flag for the previous frame. When an error is detected, SPI communication error flag $FA[39] = 0x1$ is output.

・bit38-32: Address specified by the external MCU.

・bit31-8: Transmitted data DATA[31:8]. For a WRITE command, the IC transmits (replies with) data to the external MCU. The transmitted data is the data written in this IC's register corresponding to the address specified by the external MCU.

・bit7-0: CRC data. The IC calculates the CRC data. The range of CRC operands is bit39-bit8 (FA, ADR, and DATA).

・The IC transmits the READ-after-WRITE (reply) data to the external MCU to allow the MCU to verify whether the WRITE is correct.

7.12.1.3. SPI communication error

SPI communication error

For the following cases of (1), (2), or (3) in SPI communication, the IC detects a communication error. When this occurs, the IC does not execute commands or register writes, and it outputs SPI communication error flag FA[0] = 0x1. The communication error in the current frame is reflected in the SPI communication error flag of the next frame.

For SPI communication error (1), (2), or (3), the DIAG pin outputs L. When SPI communication resumes normal operation, the DIAG pin automatically returns from L to H.

(1) CRC error

・An error in the received data is detected.

- (2) Abnormal SCLK clock count
	- ・While NCS = L, the SCLK clock count is less than or more than the specification.
- (3) Abnormal address detected

・Access was specified to an address where no register exists.

CRC error (CRC calculation)

Each piece of transmitted/received data in SPI communication includes CRC check bits. CRC check bits are bit7-bit0 in a frame (40 bits). If data received by the IC from an external MCU contains a CRC error, the data is not accepted and is discarded. For data transmitted from this IC, use the external MCU to detect and properly handle a CRC error.

CRC calculation parameters used in this IC are as follows:

Generating polynomial: $X^8 + X^4 + X^3 + X^2 + 1$ Bit-shift direction: Normal (left bit shift) Initial value: 0x00 (All "0")

7.12.2. SPI connection method

7.12.2.1. SPI parallel connection

SPI parallel connection

Figure 7.27 Example SPI parallel connection (five connected ICs)

In the example SPI parallel connection ([Figure 7.\)](#page-42-0), a communication clock (SCLK), a data output (SDO), and a data input (SDI) are connected in parallel. The external MCU (Master) assigns an independent chip-select signal to each IC (Slaves: IC1 to IC5) to enable individual access. Since all ICs (Slaves: IC1 to IC5) share one communication clock (SCLK) and two data lines (SDO and SDI), only the IC (Slave) whose chip-select signal (NCS) is low receives the communication clock and the data, and only it replies.

7.12.2.2. SPI daisy-chain connection

SPI daisy-chain connection

Figure 7.28 Example SPI daisy-chain connection (eight connected ICs)

Note: Some of the functional blocks and circuits in the block diagram may be omitted or simplified for explanatory purposes.

A single chip-select signal (NCS) from the external MCU (Master) controls the NCS inputs of all ICs (Slaves). All ICs (Slaves) operate with the same clock signal. Only the first IC (Slave: IC1) connected to the daisy chain directly receives data from the external MCU (Master). Every other IC (Slave: IC2 to IC8) receives data with its SDI from the SDO of the IC located before it in the daisy chain.

In the example SPI daisy-chain connection ([Figure 7.28](#page-42-1)28), IC1 receives data directly from the external MCU while the chip-select signal (NCS) is low and captures the data in an internal shift register in IC1. While the external MCU keeps NCS low, the data is propagated to the SDO1 output of IC1 as is. Since SDO1 of IC1 is connected to SDI2 of IC2, the output data from SDO1 of IC1 is sent to an internal shift register in IC2. While IC2 is receiving data from IC1, the external MCU can simultaneously transmit another command to IC1. The new command overwrites the previous data in the shift register of IC1. While NCS is low and until every IC (IC1 to IC8) receives a command directed to it, sets of data propagate through the daisy-chain connection. A command stored in the shift register of each IC is executed at the rising edge of NCS.

If eight ICs are connected in a daisy chain, the low period of NCS has a duration of eight frames.

- Note: Some of the functional blocks and circuits in the block diagram may be omitted or simplified for explanatory purposes.
- READ command communication timing for 2-IC serial (daisy-chain) connection
	- Commands for the two ICs are determined at the rising edge of NCS.
	- When the communication clock (SCLK) inputs more than 40 clocks to IC1 and IC2, the data input to IC1 shifts out from SDO of IC1 and enters SDI of IC2. When the MCU inputs 80 bits, READ commands are stored in IC1 (*2) and IC2 (*1), which are determined at the rising edge of NCS.
	- When the MCU transmits the next command (Command $N+1$), the ICs transmit 80 bits of READ data corresponding to the READ command (Command N) from the external MCU. The response to (*1) is (*3), and the response to (*2) is (*4).

Figure 7.30 2-IC daisy-chain connection READ timing

Note: Parts of each timing chart shown in this specification document may be omitted or simplified for explanatory purposes.

- WRITE command communication timing for 2-IC serial (daisy-chain) connection
	- Commands for the two ICs are determined at the rising edge of NCS.
	- When the communication clock (SCLK) inputs more than 40 clocks to IC1 and IC2, the data input to IC1 shifts out from SDO of IC1 and enters SDI of IC2. When the MCU inputs 80 bits, WRITE commands are stored in IC1 (*2) and IC2 (*1). The commands for the two ICs are determined at the rising edge of NCS, and the data is written.
	- When the MCU transmits the next command (Command N+1), the ICs transmit 80 bits of data (including written data) corresponding to the WRITE command (Command N) from the external MCU. The response to $(^*1)$ is $(^*3)$ and the response to $(^*2)$ is $(^*4)$.

Figure 7.31 2-IC daisy-chain connection WRITE timing

Note: Parts of each timing chart shown in this specification document may be omitted or simplified for explanatory purposes.

7.12.3. Motor control operation using SPI communication

Setting the ISEL1/ISEL2 pin to H (connected to VCC) to set SPI motor drive mode also enables motor control using SPI communication.

The settings of the ISEL1 and ISEI2 pins (H or L) can be read from the STATUS1 register, whose address is $ADRI38:321 = 0x01$.

7.12.3.1. Operation when ISEL1/ISEL2 = H

- Motor control using SPI communication: Enabled The data written in the CONFIG3/4/5/6 registers, whose addresses are ADR[38:32] = 0x06, 0x07, 0x08, and 0x09, drive the motor.See [Table 7.19.](#page-49-0)
- PWM1/2/3/4 pin input: Disabled No input signals are accepted.
- Clock for output Dr circuit (IC internal circuit): Enabled Select the external input clock (input to the PWM CLK pin). Use an internal clock for various abnormality detection circuits to avoid the filtering time variations that an external clock may cause.
- PWM_CLK pin input clock abnormality detection: Enabled When the PWM_CLK pin input clock is stopped, the IC uses an internal clock as an alternative. The IC notifies the MCU using SPI when the PWM_CLK pin input clock is abnormal. When using an internal clock instead of an external clock, the IC drives the outputs (OUT1/2 and OUT3/4) with a 2MHz clock, which it generates by dividing the original oscillation 16 MHz by 8, as retaining the CONFIG3/4/5/6 register settings.

7.12.3.2. Operation when ISEL1/ISEL2 = L

TOSHIBA

- Motor control using SPI communication: Disabled The data written in the CONFIG3/4/5/6 registers, whose addresses are ADR[38:32] = 0x06, 0x07, 0x08, and 0x09, are ineffective. The IC discards data from WRITE attempts to prevent overwriting. The initial value (all "0") is retained.
- PWM1/2/3/4 pin input: Enabled The IC drives the outputs (OUT1/2 and OUT3/4) according to the input signals.
- Clock for output Dr circuit (IC internal circuit): Disabled The external input clock (input to the PWM_CLK pin) is not used.
- PWM_CLK pin input clock abnormality detection: Enabled PWM_CLK pin input clock suspension is monitored. However, the PWM_CLK pin input clock fault is ignored. When ISEL1/ISEL2 = L, connect the PWM_CLK pin to GND.

7.12.3.3. External clock supply by PWM_CLK pin

An external MCU supplies a reference clock of the PWM frequency to the PWM_CLK pin. Each IC connected using SPI communication (parallel or daisy chain) generates its PWM control clock frequency from the reference clock of the PWM frequency externally supplied to the PWM_CLK pin. The PWM control clock frequency of each IC (for Ch1 and Ch2) can be selected with the CONFIG register setting using SPI communication.

7.12.3.4. Motor operation setting using SPI communication

Write the settings of motor operation (forward/reverse/brake/output OFF (Hi-Z)), drive cycle period, and duty-ON period (PWM duty-ON interval) in address ADR[38:32] = 0x08 and 0x09. Setting CONFIG5/6 data: DATA[31:30] selects a motor operation. Setting CONFIG5/6 data: DATA[29:19] specifies a PWM drive cycle period. Setting CONFIG5/6 data: DATA[18:8] specifies a duty-ON period within the PWM drive cycle period set by data DATA[29:19]. The period is defined as a "PWM duty-ON interval".

Write a setting to determine whether to apply low- or high-side regeneration during PWM duty-OFF intervals in address $ADRI6:01 = 0x04/0x05$.

Setting CONFIG1/2 data: DATA[20] selects either low- or high-side regeneration during PWM duty-OFF intervals.

7.12.3.5. Update timing for each motor operation control setting using SPI communication

- ・SPI settings updated at the next PWM cycle after receiving SPI:
	- Base frequency
	- ON delay time

OSHIBA

- Duty-ON period
- Drive cycle period
- Motor operation
	- ・Forward ⇔ reverse
	- ・Forward/reverse ⇒brake

Figure 7.32 Motor operation control using SPI communication: SPI setting update timing 1

Note: The IC updates the operation settings of brake/output OFF (Hi-Z) ⇒forward/reverse and any state ⇒ output OFF (Hi-Z) after SPI reception, i.e., within 1,000 ns after the rising edge of NCS (see [Table 10.11.](#page-85-0) SPI communication: Electrical characteristics). Updates are reflected in the PWM output before the next PWM cycle.

7.12.3.6. ON delay time when using multiple H-bridges (daisy-chain connection)

When using multiple H-bridges in a daisy-chain connection for motor control using SPI communication, set an ON delay time using SPI communication to prevent simultaneous PWM duty ON.

ON delay time is calculated as follows:

ON delay time = $(1/fdiv)$ * ON delay time setting register value (7.1) fdiv: Base frequency

- = external clock frequency * base frequency register setting (frequency division ratio)
- 1) ON delay time setting register value ≤ drive frequency setting register value
- 2) If ON delay time setting register value = drive frequency setting register value, the delay time is one drive cycle period

Figure 7.33 ON delay time when using multiple H-bridges

7.12.4. PWM_CLK pin input clock abnormality detection

This IC incorporates a function to monitor the suspension of the external clock input to the PWM_CLK pin. When PWM, CLK (2 MHz) is suspended for 8 μ s (typ.), the function determines that the external clock is suspended. This function starts monitoring once the IC invokes the VCC power supply and cancels the reset of internal logic.

When PWM_CLK is not used (i.e., no external clock (2 MHz) is input to the PWM_CLK pin, even during normal motor operation) the abnormality detection flag "1" is set in the SPI register (STATUS1 DATA[12]).

7.12.5. SPI communication disruption detection

This IC has a function to monitor SPI communication disruptions. SPI sets the threshold for SPI communication-disruption duration, and the IC monitors it. For an IC operation after it detects an SPI communication disruption, SPI settings can specify "to continue the operation immediately before the disruption" or "to turn the outputs (OUT1/2 and OUT3/4) OFF (Hi-Z)".

For the settings of SPI communication-disruption threshold and of IC operation selection after SPI communication disruption, see [Table 7.19.](#page-49-0) SPI register map.

When the IC detects an SPI communication disruption, the DIAG pin outputs L. When SPI communication resumes normal operation, the DIAG pin automatically returns from L to H. However, when it detects an SPI communication disruption, the abnormality bit of SPI is latched (1WC).

7.12.6. Daisy-chain connection containing both PWM input motor drive and SPI motor drive

A daisy-chain connection for motor control may contain both ICs using PWM input motor drive and ICs using SPI motor drive. When this occurs, set the ISEL1/ISEL2 pins and arrange the PWM_CLK pin as shown in [Figure 7.343](#page-48-0)4.

Figure 7.34 Example daisy-chain connection containing both PWM input motor drive and SPI motor drive ICs

- Note: Some of the functional blocks and circuits in the block diagram may be omitted or simplified for explanatory purposes.
- ・A daisy-chain connection containing both motor operation controls, PWM1/2 and SPI [\(Figure 7.34\)](#page-48-0).
- ・Motor operation control with ISEL1 = L: PWM1/2 control and ISEL1 = H: SPI control
- ・For ICs with PWM1/2/3/4 control (ISEL1/ISEL2 = L), connect the PWM_CLK pins to GND, where the PWM_CLK wire skips these pins.

7.12.7. SPI register map

Table 7.19. SPI register map

R: Read, R (1WC): Write "1" to clear flag, W: Write

*1: Even in Combined-Channel Mode (LARGE Mode), an abnormality flag is set in the channel that detects the abnormality.

TB9053FTG,TB9054FTG

R: Read, R (1WC): Write "1" to clear flag, W: Write

TB9053FTG,TB9054FTG

R: Read, R (1WC): Write "1" to clear flag, W: Write

7.12.7.1. List of SPI DATA[31:8]

Table 7.20. STATUS1 (ADR[38:32]: 0x01)

TB9053FTG,TB9054FTG

Table 7.21. STATUS2 (ADR[38:32]: 0x02)

Table 7.22. STATUS3 (ADR[38:32]: 0x03)

Table 7.23. CONFIG1 (ADR[38:32]: 0x04)

Table 7.24. CONFIG2 (ADR[38:32]: 0x05)

Table 7.25. CONFIG3 (ADR[38:32]: 0x06)

Table 7.26. CONFIG4 (ADR[38:32]: 0x07)

Table 7.27. CONFIG5 (ADR[38:32]: 0x08)

Table 7.28. CONFIG6 (ADR[38:32]: 0x09)

Table 7.29. CONFIG7 (ADR[38:32]: 0x0A)

7.12.7.2. SPI setting register (effective/ineffective) in Combined-Channel Mode (LARGE Mode)

In Combined-Channel Mode (LARGE Mode), the Ch1 settings of SPI setting registers are effective for controlling the outputs (OUT1/2 and OUT3/4). The following table shows the details:

Note: In Combined-Channel Mode (LARGE Mode), a WRITE operation of SPI communication can write a Ch2 SPI setting normally, but the Ch2 setting is disabled for IC operation (output control).

Note: In Combined-Channel Mode (LARGE Mode), only ISEL1 selects a drive mode (SPI drive or direct PWM drive), and ISEL2 is disabled.

2022-7-14

7.13. Power supply monitoring function

This IC has a power supply monitoring function.

7.13.1. VBAT under-voltage detection circuit (see [Figure 7.3](#page-64-0)5 and [Figure 7.36\)](#page-64-1)

・When VBAT voltage decreases below the under-voltage detection threshold, OUT1/2 and OUT3/4 turns OFF (Hi-Z state).

The IC has a filter (TVBAT uv: approximately 10.0 μs (typ.)) to prevent chattering.

Even while the H-bridge circuit is OFF (Hi-Z) due to VBAT under-voltage detection, logic circuits can operate if the VCC voltage is above the VCC under-voltage POR voltage.

・The detection signal of the over-temperature detection circuit retains its state immediately before VBAT under-voltage is detected (TSD detected or TSD undetected) when VBAT falls below the undervoltage detection voltage. Since the detection signal of the over-temperature detection circuit is retained while VBAT under-voltage is detected, the detection signal of the over-temperature detection circuit does not change (detected→undetected or undetected→detected) until the VBAT undervoltage detection is canceled.

Note: Parts of each timing chart shown in this specification document may be omitted or simplified for explanatory purposes.

7.13.2. VCC under-voltage detection circuit (see [Figure 7.3](#page-65-0)7 to [Figure 7.3](#page-65-1)9)

When VCC voltage decreases below the under-voltage detection threshold, OUT1/2 and OUT3/4 turns OFF (Hi-Z state). The IC has a filter (2.5 ms (typ.)) to prevent chattering.

The abnormality bit of SPI latches a flag showing that VCC under-voltage is detected.

The logic circuit is reset if VCC voltage is below VCCRHL (3.07 V (typ.)). Moreover, the IC has a filter (13.0 µs (typ.)) to prevent chattering.

Figure 7.37 VCC under-voltage detection and POR threshold characteristics

Figure 7.39 VCC under-voltage POR timing chart 1

Note: Parts of each timing chart shown in this specification document may be omitted or simplified for explanatory purposes.

Over-temperature detection circuit [\(Figure 7.40](#page-66-0) and [Figure 7.4](#page-66-1)1)

- (1) This IC has an over-temperature detection circuit. At a temperature above TSD, the IC turns the motor drive output OUT1/2 and OUT3/4 to Hi-Z to protect the IC.
- (2) Simultaneously, the DIAG pin outputs L.
- (3) When the temperature decreases below to the TSD TSDhys by operation of over-temperature detection circuit, normal operation automatically resumes.
- (The output automatically resumes from Hi-Z when the temperature is below TSD TSDhys.)
- (4) The DIAG pin output automatically resumes from L output when the temperature is below TSD TSDhys.

Figure 7.40 Over-temperature detection timing chart

Note: Parts of each timing chart shown in this specification document may be omitted or simplified for explanatory purposes.

Figure 7.41 Over-temperature detection detailed timing chart

- The detection signal of the over-temperature detection circuit retains its state even when VBAT falls below the under-voltage detection voltage.
- The detection signal of the over-temperature detection circuit is forced into an undetected state during initial diagnosis.

When TSD arises, PWM input is disabled.

Note: Parts of each timing chart shown in this specification document may be omitted or simplified for explanatory purposes.

Note: According to the absolute maximum ratings of this product, product integrity is guaranteed for storage temperatures below 150°C. If the IC is stored or used in conditions exceeding this temperature, subsequent normal operations are not guaranteed. Moreover, it may cause smoke and/or fire. Do not under any circumstances store or use this IC in conditions exceeding this temperature.

Although this IC incorporates an over-temperature detection function as shown above, the function does not maintain the temperature of the IC below the over-temperature detection shutdown temperature (TSD), and works outside the guaranteed operating range. Treat this function as an auxiliary function.

(This function is not individually tested in an actual high-temperature environment. Rather, a test function simulates the detection circuit operation.)

Circuit to detect over-current caused by short-circuit to power supply or ground, or short-circuited load [\(Figure 7.42,](#page-68-0) [Figure 7.,](#page-68-1) and [Figure 7.\)](#page-70-0)

This IC incorporates over-current detection circuits for high- and low-side drivers of the motor drive outputs.

When a motor drive output pin is short-circuited to power supply or ground, or a load is short circuited, if the current exceeds the over-current threshold (11 A (typ.)), the over-current detection circuit operates to turn the motor drive output OFF. All Hi- and Lo-side drivers of OUT1/2 and OUT3/4 pins turn OFF. Simultaneously, the DIAG pin outputs L.

The over-current detection function has two modes: one mode turns the output OFF and the other mode recovers automatically after over-current is detected. Use SPI settings to switch between modes. Note that in Half-Bridge Mode, the automatic recovery mode is disabled. Only a half-bridge output where over-current occurs is latched to OFF.

SPI settings: Over-current detection mode CONFIG1/2 DATA[11] = 0 or 1 (latch or automatic recovery mode)

When one of the over-current detection circuits (Ch1: 4 circuits, Ch2: 4 circuits) detects over-current and enters an over-current abnormality detection state, over-current detection signals from other circuits are not accepted until the abnormality detection state is canceled.

Consequently, an abnormality flag is only set for the over-current detection circuit that detects overcurrent (short-circuit to power supply or ground) first.

7.15.1. SPI settings: Over-current detection in automatic recovery mode (see [Figure 7.424](#page-68-0)2 and [Figure 7.4](#page-68-1)3)

This function is disabled in Half-Bridge Mode. Therefore, an over-current detection mode setting to automatic recovery (SPI setting: CONFIG1/2 DATA[11] = 1) is ignored.

・When motor drive output is short-circuited to power supply or ground, the output turns OFF when a current above the over-current threshold (Iovc) flows for tBLANK2 = 1 μs (Tovc). This prevents incorrect operation caused by factors such as noise.

After 300 ms (typ.), the IC attempts automatic recovery, which is repeated until the external MCU issues an instruction.

If the output current is in the normal range at an automatic recovery, the OUT1/2 and OUT3/4 outputs resume normal operation.

・An instruction from the MCU turns the output OFF.

The MCU sends EN/ENB signals to turn the output OFF.

・Another instruction from the MCU cancels the OFF state and restarts various functions.

One pulse of EN fall or ENB rise restarts the functions.

- ・When tBLANK2 is enabled, tBLANK1 is ignored and tBLANK2 is prioritized.
- The detection signal of the over-current detection circuit is forced into an undetected state during initial/restarted diagnosis.

SPI settings: Over-current detection in automatic recovery mode 1 (example: low-side)

Figure 7.42 Over-current detection operation for short-circuit to power supply or ground, and short-circuited load: timing chart 1

SPI settings: Over-current detection in automatic recovery mode 2 (example: low-side)

Figure 7.43 Over-current detection operation for short-circuit to power supply or ground, and short-circuited load: timing chart 2

Note: Parts of each timing chart shown in this specification document may be omitted or simplified for explanatory purposes.

・Automatic recovery mode

Note: Parts of each timing chart shown in this specification document may be omitted or simplified for explanatory purposes.

7.15.2. SPI settings: Over-current detection in latch mode (see [Figure 7.4](#page-70-0)4)

- ・When a motor drive output is short-circuited to power supply or ground, the output automatically turns OFF if a current above the over-current threshold (Iovc) is detected and the current above the threshold still flows after tBALNK2 = 1 μs (which prevents incorrect operation caused by factors such as noise).
- ・An instruction from the MCU cancels the OFF state and restarts various functions. One pulse of EN fall or ENB rise restarts the functions.
- ・If tBLANK2 is enabled, tBLANK1 is canceled.

SPI settings: Over-current detection in latch mode (example: low-side)

・SPI communication cancels output OFF (latched) for recovery.

TOSHIBA

Note: Parts of each timing chart shown in this specification document may be omitted or simplified for explanatory purposes.

Figure 7.45 Recovery from OFF state for short-circuit to power supply or ground, and shortcircuited load: timing chart

Either the EN pin rising edge or the ENB pin falling edge clears the latched L output from the DIAG pin.

- Note: Parts of each timing chart shown in this specification document may be omitted or simplified for explanatory purposes.
- Note: This detection circuit helps prevent abnormal states such as short-circuited output, but it will not necessarily prevent IC breakdown. Therefore, when an output pin is short-circuited to another output pin, power supply, or ground, the IC may break down. As such, design the output, VBAT, VCC, and GND lines carefully.

Initial diagnosis

The IC has an initial diagnosis function to check the operation of comparators in advance for powersupply monitoring, over-temperature detection, over-current detection, and open-load detection during operation/non-operation.

Figure 7.46 Initial diagnosis block diagram

- Note: Some of the functional blocks and circuits in the block diagram may be omitted or simplified for explanatory purposes.
- *1 to 6: Initial diagnosis/ normal operation threshold value switching signal
	- H: Threshold value for initial diagnosis: For normal voltage and current, VBAT, VCC, overtemperature, over-current, and open load during operation/non-operation are "detected".
- L: Threshold value for normal operation: For normal voltage and current, VBAT, VCC, overtemperature, over-current, and open load during operation/non-operation are "undetected".

◆Table **7.30. Operation summary of initial diagnosis**

Note: The CP voltage-rise detection circuit is used as a condition for startup but is not diagnosed.

Note: In case 5, the IC keeps waiting until six detection circuits output normal values (undetected state). When they output normal values, initial diagnosis starts and lasts for 57 μs (if 32 μs have elapsed after POR is canceled).

Note: In Half Mode, open-load detection circuits during operation/non-operation are not diagnosed.

- Note: When VBAT voltage is in the range of VBAT under-voltage detecting voltage VBAT under-voltage cancellation voltage, initial diagnosis is NG. Since DAIG output = L and initial-diagnosis NG (fault flag: "1") of STATUS1 register of SPI is output, set the VBAT voltage as the voltage more than VBAT under-voltage cancellation voltage.
- Note: When VCC voltage is in the range of VCC under-voltage detecting voltage and VCC under-voltage cancellation voltage, initial diagnosis results in No-Good with DAIG output = L and initial-diagnosis NG (fault flag: "1") of STATUS1 register of SPI is output. Therefore, set the VCC voltage as the voltage more than VCC under-voltage cancellation voltage.

Note: "-" indicates to be not tested (not diagnosed) .

◆Table **7.31. Operation summary of restarted diagnosis**

Note: The CP voltage-rise detection circuit is used as a condition for restart but is not diagnosed.

Note: In case 5, the IC keeps waiting until six detection circuits output normal values (undetected state). When they output normal values, restarted diagnosis starts and lasts for 57 μs (if 32 μs have elapsed after EN/ENB are disabled).

Note: "-" indicates to be not tested (not diagnosed).

Note: The diagnosis does not work if VCC is below the under-voltage POR detection voltage.

Note: In Half Mode, open-load detection circuits during operation/non-operation are not diagnosed. Note:When the EN or ENB signal sets a Disable state, diagnosis restarts.

8. Absolute maximum ratings

Table 8.1. Absolute maximum ratings

(Ta = 25°C unless otherwise specified)					
Item	Symbol	Applicable pin	Condition	Rating	Unit
Power supply voltage 1	VBAT	VBAT	DC	-0.3 to $+28.0$	V
Power supply voltage 2	VBAT	VBAT	Transient: 0.5 s	-0.3 to $+40.0$ ($*5$)	V
Power supply voltage 3	VCC VDD VDDIO	VCC VDD VDDIO	$DC(*3)$	-0.3 to $+6.0$ ($*6$)	\vee
Input voltage 1	VIN	PWM1, PWM2, PWM3, PWM4, EN1, ENB1, EN2, ENB2, ISEL1, ISEL2, SDI, NCS, SCLK, PWM CLK, SLEEPB	DC	-0.3 to VCC, VDD, VDDIO+VF and VCC, VDD, VDDIO+VF ≤ $+6.0$ $(*6)$	V
Input voltage 2	VIN	OSEL1, OSEL2	DC	-0.3 to VCC, VDD, VDDIO+VF and VCC, VDD, VDDIO+VF ≤ $+6.0$ $(*6)$	V
Output voltage 1	VOUT	DIAG1, DIAG2	DC	-0.3 to $+6.0$ ($*6$)	V
Output voltage 2	VOUT	CM1, CM2	DC	-0.3 to VCC	\vee
Output voltage 3	VOUT	SDO	DC	-0.3 to VCC, VDD, VDDIO+VF and VCC, VDD, VDDIO+VF ≤ $+6.0$ $(*6)$	V
Output voltage 4	VOUT	OUT1, OUT2, OUT3, OUT4	$DC(*4)$	-VF to VBAT+VF and $VBAT+VF \leq +40.0$ $(*5)$	\vee
Output voltage 5	VOUT	OUT1, OUT2, OUT3, OUT4	DC, VBAT-OUT1/2, VBAT-OUT3/4 $(*4)$	-VF to $+40.0$	V
Output current 1	TUOI	OUT1, OUT2, OUT3, OUT4	$(*2)$	Over-current detection value	A
Output current 2	IOUT	DIAG1, DIAG2	DC	$+2.5$	mA
Output current 3	IOUT	CM1, CM2	DC	-25.0	mA
Output current 4	TUOI	SDO	DC	3.0	mA
Storage temperature Lead temperature	Tstg			-55 to $+150$	$^{\circ}{\rm C}$
and time	Tsol		Manual soldering	260(10 s)	
Power dissipation	PD			6.07 (TB9053) 5.18 (TB9054)	W

Note: Sink current of IC is indicated as positive"+" and source current as negative "-".

Absolute maximum ratings:

The absolute maximum ratings are a set of ratings that must not be exceeded even momentarily. Exceeding the rating(s) may cause IC breakdown, deterioration, or damage, and may also damage other devices. Regardless of the operating conditions, design your system so that the absolute maximum ratings are never exceeded. Use the IC within the specified operating range.

- *1: Do not exceed the absolute maximum ratings, including voltage caused by counter electromotive force.
- *2: When using the IC with continuous output current, carefully review and evaluate your board's thermal design and ensure that the junction temperature is less than 150°C.
- *3: 5V applied for VCC should be used the power supply generated on ECU board to prevend the IC from surges through the connetor for ECU.
- *4: The assumed VF value is the voltage generated by regeneration current flowing through the body diode of DMOS output after the load is short-circuited and the output turns OFF.
- *5: The voltage difference between PGND and VBAT must be within 40 V.
- *6: The voltage difference between AGND and VCC must be within 6 V.

Thermal resistance information

To be described based on the thermal resistance evaluation results of actual package samples.


```
<Test condition>
```


9. Operation range

Power supply

Three power supplies (VBAT, VCC, and VDDIO) are externally supplied to this IC.

(1) VBAT power supply

Connect a battery power supply to VBAT, which is used for motor drive output.

The IC has a function to detect VBAT under-voltage.

(2) VCC power supply

Externally supply 5 V to VCC, which serves as a power supply for digital I/O in the IC.

VCC also serves as a power supply for internal analog circuits, which perform various monitoring functions.

The IC has a monitoring function to detect VCC under-voltage.

(3) VDDIO power supply

Externally supply the same power supply as for the I/O of the MCU to VDDIO, which serves as a power supply for the digital I/O of the SPI communication circuit in the IC. The IC has no functions to monitor VDDIO power supply.

Table 9.1. Operating range

Table 9.2. Power supply slew rate

Test conditions unless otherwise specified: VBAT = 4.5 to 28 V, VCC = 4.5 to 5.5 V, VDDIO = 3.0 to 5.5 V, Ti = -40 to 150° C

10. Electrical characteristics

10.1. Input circuit

Table 10.1. Input circuit electrical characteristics

Test conditions unless otherwise specified: VBAT = 4.5 to 28 V, VCC = 4.5 to 5.5 V, VDDIO = 3.0 to 5.5 V, Tj = -40 to 150° C

Note: PWM1/2/3/4 have internal pull-down resistors.

Note: EN1/2 have internal pull-down resistors, and ENB1/2 have pull-up resistors.

Power supply monitoring function

Table 10.2. Power supply monitoring function electrical characteristics

Test conditions unless otherwise specified: VBAT = 4.5 to 28 V, VCC = 4.5 to 5.5 V, VDDIO = 3.0 to 5.5 V, Ti = -40 to 150° C

Motor drive output circuit

Table 10.3. Motor drive output circuit electrical characteristics

Test conditions unless otherwise specified: VBAT = 4.5 to 28 V, VCC = 4.5 to 5.5 V, VDDIO = 3.0 to 5.5 V, Ti = -40 to 150° C

TB9053FTG,TB9054FTG

10.4. Current limit control

Table 10.4. Current limit control electrical characteristics

Test conditions unless otherwise specified: VBAT = 4.5 to 28 V, VCC = 4.5 to 5.5 V, VDDIO = 3.0 to 5.5 V, Ti = -40 to 150° C

* This IC has an internal filter.

Table 10.5. Current limit control electrical characteristics (when temperature requiring current limitation is detected)

Test conditions unless otherwise specified: VBAT = 4.5 to 28 V, VCC = 4.5 to 5.5 V, VDDIO = 3.0 to 5.5 V, Ti = -40 to 150° C

Note: * is a design value for which no mass-production test is applicable.

Over-temperature detection circuit

Table 10.6. Over-temperature detection circuit electrical characteristics

Test conditions unless otherwise specified: VBAT = 4.5 to 28 V, VCC = 4.5 to 5.5 V, VDDIO = 3.0 to 5.5 V, Ti = -40 to 150° C

Note: * is a design value for which no mass-production test is applicable.

Detection circuit for over-current caused by short-circuit to power supply or ground, or short-circuited load

Table 10.7. Detection circuit for over-current caused by short-circuit to power supply or ground, or by short-circuited load: electrical characteristics

Test conditions unless otherwise specified: VBAT = 4.5 to 28 V, VCC = 4.5 to 5.5 V, VDDIO = 3.0 to 5.5 V, Ti = -40 to 150° C

10.7. DIAG output

Table 10.8 DIAG output electrical characteristics

Test conditions unless otherwise specified: VBAT = 4.5 to 28 V, VCC = 4.5 to 5.5 V, VDDIO = 3.0 to 5.5 V, Ti = -40 to 150° C

10.8. High-side current monitoring

Table 10.9. Output (high-side) current monitoring electrical characteristics

Test conditions unless otherwise specified: VBAT = 4.5 to 28 V, VCC = 4.5 to 5.5 V, VDDIO = 3.0 to 5.5 V, Ti = -40 to 150° C

Note: Since the VCC voltage (min.) is 4.5 V, the voltage is limited even with an external resistance greater than 220 Ω.

10.9. Driver output AC characteristics

Figure 10.1. Driver output slew rate (SR)

Figure 10.2. Driver output delay time

Figure 10.3. Driver output Enable delay time

Note: Parts of each timing chart shown in this specification document may be omitted or simplified for explanatory purposes.

10.10. OSC circuit (oscillation circuit)

Table 10.10. OSC circuit (oscillation circuit) electrical characteristics

Test conditions unless otherwise specified: VBAT = 4.5 to 28 V, VCC = 4.5 to 5.5 V, VDDIO = 3.0 to 5.5 V, Tj = -40 to 150° C

10.11. SPI communication

Table 10.11. SPI communication electrical characteristics

Test conditions unless otherwise specified: VBAT = 4.5 to 28 V, VCC = 4.5 to 5.5 V, VDDIO = 3.0 to 5.5 V, Tj = -40 to 150° C

Figure 10.4. SPI communication timing chart

Note: Parts of each timing chart shown in this specification document may be omitted or simplified for explanatory purposes.

Table 10.12. SPI communication disruption detection electrical characteristics

Test conditions unless otherwise specified: VBAT = 4.5 to 28 V, VCC = 4.5 to 5.5 V, VDDIO = 3.0 to 5.5 V, Ti = -40 to 150° C

Table 10.13. PWM_CLK pin input clock abnormality detection electrical characteristics

Test conditions unless otherwise specified: VBAT = 4.5 to 28 V, VCC = 4.5 to 5.5 V, VDDIO = 3.0 to 5.5 V, Tj = -40 to 150° C

Table 10.14. PWM_CLK pin input clock Input range electrical characteristics

Test conditions unless otherwise specified: VBAT = 4.5 to 28 V, VCC = 4.5 to 5.5 V, VDDIO = 3.0 to 5.5 V, Tj = -40 to 150° C

11. Measurement circuit diagram

Figure 11.1. Current consumption measurement circuit diagram

Note: The parts in the measurement circuit are used to test characteristics, but are not intended to guarantee that no malfunction or failure occurs in your application.

Figure 11.2. OUT pins output delay time measurement circuit diagram

Note: The parts in the measurement circuit are used to test characteristics, but are not intended to guarantee that no malfunction or failure occurs in your application.

12. Example application circuit

C1,C2 capacitance value: 0.1µF to 1µF

Figure 12.1. Example application circuit

- Note: Some of the functional blocks and circuits in the block diagram may be omitted or simplified for explanatory purposes.
- Note: Do not insert devices incorrectly or in the wrong orientation. Otherwise, it may cause device breakdown, damage, and/or deterioration.
- Note: The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required, especially at the mass-production design stage. Toshiba does not grant any license to any industrial property rights by providing examples of application circuits.
- Note: When an output pin is short-circuited to another output pin, power supply, or ground, the IC may break down. As such, design the output, VBAT, VCC, and GND lines carefully.
- Note: For the board design, use solid patterns for AGND and PGND.

Note: The CM1/CM2 pins are configured with a 5V power supply circuit. In this case, be careful not to exceed the withstand voltage of the MCU pins.

Counter electromotive force:

When power-regeneration starts during motor rotation, the motor current is fed back to the power supply due to motor counter electromotive force.

If the power supply does not have enough sink capability, the power supply and output pins of the IC may exceed the rated voltages.

The magnitude of the motor counter electromotive force varies with use conditions and motor characteristics. Thoroughly verify that the counter electromotive force does not cause any malfunctions or breakdown of the IC or other parts of the system, such as peripheral circuits.

13. Package drawings

Package dimensions TB9053FTG (P-LQFN40-0606-0.50-001)

Weight: 193mg (typical) Unit:mm

Figure 13.1. Package dimensions TB9053FTG

Package dimensions TB9054FTG (P-VQFN40-0606-0.50-004)

Weight: 94.4mg (typical) Unit:mm

Figure 13.2. Package dimensions TB9054FTG

13.3. Marking

- 1. Toshiba logo mark
- 2. Product name (Part number: TB9054FTG)
- 3. Lot code (e.g. 036QA11)
- 4. Country/Region of origin (JAPAN)

Note: Lot code description

- (1) Last number of calendar year (Example shows "0" of 2020)
- (2) Week code (Example shows 36th week)
- (3) Product sight code (Q)
- (4) Toshiba management code (3 digits at maximum)

14. IC Usage Considerations

14.1. Notes on handling of ICs

(1) The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings.

Exceeding the ratings may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion.

(2) Use an appropriate power supply fuse to ensure that a large current does not continuously flow in case of over current and/or IC failure. The IC will fully break down when used under conditions that exceed its absolute maximum ratings, when the wiring is routed improperly or when an abnormal pulse noise occurs from the wiring or load, causing a large current to continuously flow and the breakdown can lead smoke or ignition. To minimize the effects of the flow of a large current in case of breakdown, appropriate settings, such as fuse capacity, fusing time and insertion circuit location, are required.

Points to remember on handling of ICs

- (1) Over-current protection circuit
	- An over-current limiting circuit does not necessarily protect an IC under all circumstances. When it is activated, promptly eliminate the over-current state. Depending on the method of use and/or usage conditions such as exceeding absolute maximum ratings, an over-current detection circuit may not operate properly or the IC is broken down before the circuit is activated. In addition, depending on the method of use and usage conditions, if over current continues to flow for a long time after operation, the IC may generate heat resulting in breakdown.
- (2) Thermal shutdown circuit

A thermal shutdown circuit does not necessarily protect an IC under all circumstances. When it is activated, promptly eliminate the over-temperature state. Depending on the method of use and/or usage conditions such as exceeding absolute maximum ratings, a thermal shutdown circuit may not operate properly or the IC is broken down before the circuit is activated.

RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT (**"**UNINTENDED USE**"**).** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, and lifesaving and/or life supporting medical equipment. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**

Toshiba Electronic Devices & Storage Corporation

<https://toshiba.semicon-storage.com/>