DGG OR DL PACKAGE (TOP VIEW)

SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000

•	Provides High-Voltage Differential SCSI
	From Single-Ended Controller When Used
	With the SN75970B Control Transceiver

- Meets or Exceeds the Requirements of EIA Standard RS-485 and ISO-8482 Standards
- ESD Protection on Bus Pins to 12 kV
- Packaged in Shrink Small-Outline Package with 25 mil Terminal Pitch and Thin Small-Package with 20 mil Terminal Pitch
- Low Disabled-Supply Current 32 mA Typ
- **Thermal Shutdown Protection**
- **Positive- and Negative-Current Limiting**
- **Power-Up/-Down Glitch Protection**
- **Open-Circuit Failsafe Receivers**

description

The SN75971B SCSI differential converter-data is a 9-channel RS-485 transceiver. When used in conjunction with its companion control transceiver, the SN75970B, the resulting chip set provides the superior electrical performance of differential SCSI from a single-ended SCSI bus or controller. A 16-bit Ultra-SCSI (or Fast-20) SCSI bus can be implemented with just three devices (two data and one control) in the space efficient, 56-pin, shrink small-outline package (SSOP) or thin shink small outline package (TSSOP) and a few external components. An 8-bit SCSI bus requires only one data and one control transceiver.

The SN75971B is available in a B2 (20 Mxfer) version and a B1 (10 Mxfer) version.

In a typical differential SCSI node, the SCSI controller provides an enable for each external RS-485 transceiver channel. This could require as many as 27

extra terminals for a 16-bit differential bus controller or relegate a 16-bit, single-ended controller to only an 8-bit differential bus. Using the standard nine SCSIcontrol signals, the SN75970B control transceiver decodes the state of the bus and enables the SN75971B data transceiver to transmit the single-ended SCSI input signals (A side) differentially to the cable or receive the differential cable signals (B side) and drive the single-ended outputs to the controller.

A reset function, which disables all outputs and clears internal latches, can be accomplished from two external inputs and two internally-generated signals. RESET (reset) and DSENS (differential sense) are available to external circuits for a bus reset or to disable all outputs should a single-ended cable be inadvertently connected to a differential connector. Internally-generated power-up and thermal-shutdown signals have the same affect when the supply voltage is below approximately 3.5 V or the junction temperature exceeds 175°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SDB [1	56] DSENS
DRVBUS	2	55	RESET
GND [3	54] GND
ADBP-	4	53	BDBP-
NC [5	52	BDBP+
ADB7-	6	51	BDB7-
NC [7	50	BDB7+
ADB6-	8	49	BDB6-
NC [9	48	BDB6+
ADB5-	10	47	BDB5-
NC [11	46	BDB5+
V _{CC} [12	45] v _{cc}
GND [13	44] GND
GND [14	43] GND
GND [15	42] GND
GND [16	41] GND
GND [17	40] GND
V _{CC} [18	39] v _{cc}
ABD4-	19	38	BDB4-
NC [20	37	BDB4+
ADB3-	21	36	BDB3-
NC [22	35	BDB3+
ADB2-	23	34	BDB2-
NC [24	33	BDB2+
ADB1-	25	32	BDB1-
NC [26	31	BDB1+
ADB0-	27	30	BDB0-
NC [28	29	BDB0+

Pins 13-17 and 40-44 are connected together to the package lead frame and to signal ground. NC - No internal connection

SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000

description (continued)

The SCSI, differential, converter-data chip operates in two modes depending on the state of the DRVBUS input. With DRVBUS low, a bidirectional latch circuit sets the direction of data transfer. Each data bit has its own latch, and each bit's direction is independent of all other bits. When neither the single-ended nor the differential sides are asserted, the latch disables both A- and B-side output drivers. When the input to either side is asserted, the latch enables the opposite side's driver and sets data flow from the asserted input to the opposite side of the device. When the input deasserts, the latch maintains the direction until the receiver on the enabled driver detects a deassertion. The latch then returns to the initial state. No parity checking is done by this device; the parity signal passes through the device like other data signals do.

When DRVBUS is high, direction is determined by the SDB signal. However, a change in SDB does not always immediately change the direction. When DRVBUS first asserts, the direction indicated by SDB is latched and takes effect immediately. When SDB changes while DRVBUS is high, the drivers that were on immediately turn off. However, the other driver set does not turn on until the receivers sense a deasserted state on all nine data lines. This is done to prevent the active drivers from turning on until all other drivers are off and the terminators pull the lines to a deasserted state.

The single-ended SCSI bus interface consists of CMOS, bidirectional inputs and outputs. The drivers are rated to \pm 16 mA of output current. The receiver inputs are pulled high with approximately 4 mA to eliminate the need for external pullup resistors for the open-drain outputs of most single-ended SCSI controllers. The single-ended side of the device is not intended to drive the SCSI bus directly.

The differential SCSI bus interface consists of bipolar, bidirectional inputs and outputs that meet or exceed the requirements of EIA-485 and ISO 8482-1982/TIA TR30.2 referenced by American National Standard of Information Systems (ANSI) X3.131-1994 Small Computer System Interface-2 (SCSI-2) and SCSI-3 Fast-20 Parallel Interface (Fast-20) X3.277:1996.

The SN75971B is characterized for operation over the temperature range of 0°C to 70°C.


TERMIN	NAL	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
ADBn-, where n = {0,1,2,3,4,5,6,7,P}	4, 6, 8, 10, 19, 21, 23, 25, 27	I/O, Single-ended SCSI voltage levels, Strong pullup	Bidirectional I/O for data and parity bits to and from the single-ended SCSI controller. As outputs, these terminals can source or sink 16 mA. As inputs, they are pulled up with about 4-mA to eliminate external resistors.
BDBn+, where n = {0,1,2,3,4,5,6,7,P}	29, 31, 33, 35, 37, 46, 48, 50, 52	I/O, RS-485, Weak pulldown	Bidirectional I/O for data and parity to and from the differential SCSI bus.
BDBn–, where n = {0,1,2,3,4,5,6,7,P}	30, 32, 34, 36, 38,47, 49, 51, 53	I/O, RS-485, Weak pulldown	Bidirectional I/O for the complement of data and parity to and from the differential SCSI bus.
DRVBUS	2	Input, TTL levels, Weak pulldown	A high-level logic signal from the control transceiver enables either the single-ended or differential drivers as directed by SDB.
DSENS	56	Input, TTL levels, Weak pullup	A low-level input initializes the internal latches and disables all drivers.
RESET	55	Input, TTL levels, Weak pullup	A low-level input initializes the internal latches and disables all drivers.
SDB	1	Input, TTL levels, Weak pulldown	A high-level logic signal from the control transceiver sends data from the differential bus to the single-ended bus. A low-level signal reverses the flow.

Terminal Functions



SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000


functional block diagram





SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000

schematics of inputs and outputs





SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1)	
Single-ended bus voltage range (A side and control inputs)	.3 V to 7 V
Continuous total power dissipation (see Note 2) Internally Limited (see Dissipation Ra	ting Table)
Electrostatic discharge (see Note 3): Class 2 A (all pins)	4 kV
Class 2 B (all pins)	400 V
Class 3 A (B-side and GND)	12 kV
Class 3 B (B-side and GND)	400 V
Operating free-air temperature range, T _A 0	°C to 70°C
Storage temperature range, T _{stg}	C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

- 2. The maximum operating junction temperature is internally limited. Use the dissipation rating table to operate below this temperature.
- 3. This absolute maximum rating is tested in accordance with MIL-STD-883C, Method 3015.7.

DISSIPATION RATING TABLE

PACKAGE	$T_A \le 25^{\circ}C$ POWER RATING	DERATING FACTOR [‡] ABOVE T _A = 25°C	T _A = 70°C POWER RATING
DGG	3333 mW	26.7 mW/°C	2133 mW
DL	3709 mW	29.7 mW/°C	2374 mW

[‡] This is the inverse of the traditional junction-to-case thermal resistance ($R_{\theta JA}$) for High-K (per JEDEC) PCB installations.

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.75	5	5.25	V
High-level input voltage, VIH	A side and control	2			V
Low-level input voltage, VIL	A side and control			0.8	V
Voltage at any bus terminal (separately or common-mode), $V_{\mbox{O}}$ or $V_{\mbox{I}}$	B side			12 _7	V
High-level output current, I _{OH}	A side			-16	mA
Low-level output current, IOL	A side			16	mA
Operating case temperature, T _C		0		125	°C
Operating free-air temperature, TA		0		70	°C



SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000

electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIC	DNS	MIN	түр†	MAX	UNIT
VOD(H)	Driver high-level differenti	al output voltage	See Figure 1			-2.2		V
VOD(L)	Driver low-level differentia	l output voltage	See Figure 1		1	1.8		V
	High-level output	A side	V _{ID} = -200 mV,	I _{OH} = -16 mA	2.5	4.2		
Vон	voltage	B side	I _{OH} = -60 mA			3.4		V
		A side	V _{ID} = 200 mV,	I _{OL} = 16 mA		0.4	0.8	
VOL	Low-level output voltage	B side	I _{OL} = 60 mA			1.6		V
V _{IT+}	Receiver positive-going differential input threshold voltage		I _{OH} = –16 mA	See Figure 2			0.2	V
V _{IT-}	Receiver negative-going differential input threshold voltage	B side	I _{OL} = 16 mA	See Figure 2	-0.2§			V
V _{hys}	Receiver input hysteresis voltage (V _{IT+} - V _{IT} -)				35	45		mV
1.		B or B	VI = 12 V, Other input at 0 V	$V_{CC} = 5 V$		0.6	1	A
			$v_{\rm I} = 12$ v, Other input at 0 v	$V_{CC} = 0$		0.7	1	mA
łı	Bus input current	BOLP	$V_{I} = -7 V$, Other input at 0 V	V _{CC} = 5 V		-0.5	-0.8	mA
			$v_{I} = -7 v$, Other input at 0 v	VCC = 0		-0.4	-0.8	ША
IIН		A side	V _{IH} = 2 V			-5	-8	mA
	High-level input current	RESET, DSENS				-70	-100	μA
		SDB, DRVBUS				25	μΛ	
		A side				-6	-9	mA
ΙIL	Low-level input current	RESET, DSENS	V _{IL} = 0.8 V			-66	-100	μA
		SDB, DRVBUS					±30	μΑ
los	Short-circuit output current	B side	$V_{O} = 5 V and 0$				±250	mA
	Lligh impodence state	A side			-2	-5	-8	
loz	High-impedance-state output current					-6	-9	
	•	B side				See I _I		
		Disabled	RESET at 0.8 V,	Others open		38	46	
Icc	Supply current	B to A Enabled	SDB and DRVBUS at 2 V, All other inputs open,	V _{ID} = -1 V, No load		39	50	mA
		A to B Enabled	SDB at 0.8 V, All other inputs open,	DRVBUS at 2 V, No load		32	66	
С _О	Output capacitance		$V_I = 0.6 \sin(2\pi \times 10^6 t) + 1.5 V$,	BDBn to GND		18	21	pF
Curt	Power dissipation capacit		B to A,	One channel		40		pF
C _{pd}	Fower dissipation capacit		A to B,	One channel		100		pF

[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. [‡] C_{pd} determines the no-load dynamic current consumption, I_S = C_{pd} × V_{CC} × f + I_{CC}. [§] The algebraic convention with the least positive (more negative) limit is designated minimum, is used in this data sheet for the differential input voltage only.



SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000

switching characteristics over recommended of operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
			See Figures 3 and 4	3	14	
		SN75971B1	$V_{CC} = 5 V$, $T_A = 25^{\circ}C$, See Figures 3 and 4	4	12	
. .	Delay time, A to B, high- to low-		$V_{CC} = 5 \text{ V}, \qquad T_A = 70^{\circ}\text{C}, \text{See Figures 3 and 4}$	4.9	12.9	~~
t _{d1} , t _{d2}	level or low- to high-level output		See Figures 3 and 4	5	12	ns
		SN75971B2	$V_{CC} = 5 V$, $T_A = 25^{\circ}C$, See Figures 3 and 4	6.2	10.2	
			$V_{CC} = 5 V$, $T_A = 70^{\circ}C$, See Figures 3 and 4	6.9	10.9	
			See Figures 5 and 6	5.4	18.1	
		SN75971B1	$V_{CC} = 5 V$, $T_A = 25^{\circ}C$, See Figures 5 and 6	6.5	15.4	
t _{d3} , t _{d4}	Delay time, B to A, high- to low- level or low- to high-level output		$V_{CC} = 5 V$, $T_A = 70^{\circ}C$, See Figures 5 and 6	7.2	16.1	
		SN75971B2	See Figures 5 and 6	7.7	15	ns
			$V_{CC} = 5 V$, $T_A = 25^{\circ}C$, See Figures 5 and 6	8.7	13.2	
			$V_{CC} = 5 V$, $T_A = 70^{\circ}C$, See Figures 5 and 6	9.4	13.9	
		0117507404	A to B See Figures 5 and 6		8	
4		SN75971B1	B to A See Figures 5 and 6		9	
^t sk(pp)	Skew, part-to-part [†]	0117507400	A to B See Figures 5 and 6		4	ns
		SN75971B2	B to A See Figures 5 and 6		5	
^t sk(p)	Pulse skew [‡]	-			4	ns
^t dis1	Disable time, A to B		See Figures 3 and 4		200	ns
^t dis2	Disable time, B to A		See Figures 5 and 6		35	ns
ten1	Enable time, A to B		See Figures 3 and 4		65	ns
t _{en2}	Enable time, B to A		See Figures 5 and 6		65	ns
^t en(TX)	Enable time, receive-to-transmit		See Figure 7		142	ns


[†] Part-to-part skew is the magnitude of the difference in propagation delay times between any two devices when both operate with the same supply voltages, the same temperature, and the same loads.

[‡]Pulse skew is the difference between the high-to-low and low-to-high propagation delay times of any single channel.




SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. Resistance values are in ohms with a tolerance of \pm 5%.
 - B. All input voltage levels are held to within 0.01 V.
 - C. The logical function is set with SDB at 0.8 V, DRVBUS at 3.5 V, and all others left open.

Figure 1. Differential Driver $V_{\mbox{OD}}, V_{\mbox{OH}}, \mbox{and} \ V_{\mbox{OL}}$ Test Circuit




- NOTES: A. Resistance values are in ohms with a tolerance of \pm 5%.
 - B. All input voltage levels are held to within 0.01 V.
 - C. The logical function is set with SDB and DRVBUS at 3.5 V, and all others left open.

Figure 2. Single-Ended Driver V_{OH}, V_{OL}, V_{IT+}, and V_{IT-} Test Circuit




SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000



PARAMETER MEASUREMENT INFORMATION

- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 45% < duty cycle < 50%, t_f \leq 1 ns, t_f \leq 1 ns, Z_O = 50 Ω .
 - B. CL includes probe and jig capacitance.
 - C. Resistance values are in ohms with a tolerance of \pm 5%.
 - D. All input voltage levels are held to within 0.01 V.








SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 45% < duty cycle < 50%, t_r \leq 1 ns, t_f \leq 1 ns, Z_O = 50 Ω .
 - B. CL includes probe and jig capacitance.
 - C. Resistance values are in ohms with a tolerance of \pm 5%.
 - D. All input voltage levels are held to within 0.01 V.

Figure 5. B to A Propagation Delay Time Test Circuit





Figure 6. B to A Timing Waveforms



SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000




PARAMETER MEASUREMENT INFORMATION

Figure 7. Receive-to-Transmit (ten(TX)) Timing Waveforms



SLLS322A - NOVEMBER 1999 - REVISED JANUARY 2000



APPLICATION INFORMATION

- NOTES: A. When using the 40-MHz clock input, X1 must be connected to $V_{\mbox{CC}}.$
 - B. The oscillator cell of the SN75970B is for a series-resonant crystal and requires approximately 10 pF (including fixture capacitance) from X1 and X2 to ground in order to function.

Figure 8. Typical Application of the SN75970B and SN75971B





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN75971B2DL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	SN75971B2	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN75971B2DL	DL	SSOP	56	20	473.7	14.24	5110	7.87

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated