Ethernet Core Module

100 Version with RJ-45 | 200 Version with 10-pin header



DATASHE

Key Points

 Use as a high-performance single board computer or add Ethernet connectivity to a new or existing design

Device Connectivity

- 10/100Mbps Ethernet with IEEE1588 PTP frames and 802.3az Energy-effecient support
- Up to 2 USARTs, 5 UARTs, 3 I²C, and 4 SPI
- 11 Analog to Digital (ADC) Inputs

Performance and memory

32-bit 300 MHz Processor

Companion development kit

The following is available with the development kit:

- Customize any aspect of operation including web pages, data filtering, or custom network applications
- Development software: NB Eclipse IDE, Graphical debugger, deployment tools, and examples
- Communication software: TCP/IP stack, HTTPS web server, FTP, E-mail, and flash file system
- System software: uC/OS RTOS, ANSI C/C++ compiler and linker
- Security software: Embedded SSL/TLS & SSH libraries

The following optional software modules are not included with kit and are sold separately:

· SNMP

- Customize with a development kit and begin writing application code immediately!
- Industrial temperature range (-40°C to 85°C)
- 1 Digital to Analog (DAC) Output
- 53 digital I/Os
- 16-bit External Bus Interface
- 8MB SDRAM and 2MB Flash





Specifications

Processor and Memory

Microchip® SAM E70 32-bit ARM® Cortex®-M7 processor running at 300 MHz clock speed with 8MB SDRAM, 2MB embedded flash, 384Kb embedded multi-port SRAM, and 1KB embedded low-power backup RAM'.

Single and double precision hardware Floating Point Unit (FPU), DSP Instructions, Thumb -2 Instruction Set.

1. While the RAM is usable, it is unsuitable for low-power backup due to the power consumption of the module's components.

Network Interface

10/100 BaseT with RJ-45 connector (100 Version)

10-pin header (200 Version)

Data I/O Interface (P1 and P2)

- Up to 7 Asynchronous Serial Ports: 2 USARTs, 5 Two-wire UARTs
- Up to 53 digital I/O
- Up to 3 Two-Wire Interfaces (TWIHS)(I2C-compatible)
- Up to 4 SPI interface
- SD/MMC flash card ready

- 16-bit external bus interface
- Image Sensor Interface (ISI)
- Quad SPI Interface
- 11 Analog to Digital (ADC) Inputs
- 1 Digital to Analog (DAC) Output

SPI Configurations

The SPI interfaces are available from the following:
1 dedicated SPI

- 1 Quad SPI that can be configured to run as a native SPI or QSPI
- 2 from USART0 and USART1 that can be configured as SPI

Serial Configurations

The UARTs can be configured in the following ways:

- USARTO/1
- IS07816
- IrDA[®]
- RS-422/485
- Manchester

Note: USART0/1 supports SPI. USART1 supports Modem and LON mode.

Additional Peripherals

- credit-based traffic-shaping hardware support. Ethernet AVB support with IEEE802.1 AS Time-stamping and IEEE802.1 Qav
- with SRAM-based mailboxes, time- and event-triggered transmission. Two master Controller Area Networks (MCAN) with Flexible Data Rate (CAN-FD)
- Serial Synchronous Controller (SSC) with I2S and TDM support.
- High-speed Multimedia Card Interface (HSMCI) (SDIO/SD Card/e.MMC)
- Nine 16-bit Timer/Counters, can be chained to create 32 bit and 48 bit timer/counters. Functions include timing pulse width modulation, 2-bit Gray Up/Down Counter for stepper motor control. Each channel has quadrature decoder, pulse generation, waveform generation, synchronization with PWM peripheral, delay capture, compare, interrupt generation, frequency measurement, event counting, interval measurement,



three external clock inputs, five internal clock inputs and two multi-purpose input/output signals.

- 12-bit 1Msps-per-channel Digital-to-Analog Controller (DAC) with differential and oversampling modes.
- One Analog Comparator (ACC) with flexible input selection, selectable input hysteresis.
- Watchdog Timer
- EEPROM and I²C-compatible devices, such as a Real-Time Clock (RTC), Dot Matrix/Graphic LCD Controller with speeds of up to 400 kbps in Fast mode, and up to 3.4 Mbps in High-speed slave mode. Easily interface to Three Two-Wire Interfaces (TWIHS) (I2C-compatible). Two-wire bus, made up of one clock line and one data line
- Dedicated SPI. Note that USARTs 0 and 1 can also be used as SPI interfaces, as can the Quad SPI when in single bit mode.
- fault inputs motor control and an external trigger. Seventeen 16-bit PWMs with complementary outputs, Dead Time Generator
- bit resolution by digital averaging. Up to 2Msps conversion rate. Automatic correction of gain and offset errors and two 6-to-1 analog multiplexers, making possible the conversions of 12 analog lines or two simultaneous Two Analog Front-End Controllers (AFEC). The AFEC is based on an Analog Front-End cell (AFE) integrating a 12bit Analog-to-Digital Converter (ADC), a Programmable Gain Amplifier (PGA), a Digital-to-Analog Converter (DAC) conversions of 6 analog lines. The AFEC supports a 12-bit resolution mode which can be extended up to a 16-
- such as a CMOS digital image sensor, a high-speed parallel ADC, a DSP synchronous port in synchronous mode, etc. Parallel Capture Interface consisting of clock, data and enable signals to continuously read data from peripherals
- triggers, multi-drive (open-drain), glitch filters, debouncing or input change interrupt. Each GPIO line also Up to 53 GPIO lines. Each has several input or output modes such as pull-up or pull-down, input Schmitt has an on-die serial resistor for impedance matching, reducing overshoot, undershoot and EMI.
- Temperature sensor internal to processor.

LEDS

Link and Speed (100 Version only, on RJ-45)

Physical Characteristics

Dimensions (inches): 2.60" x 2.00"

Weight: 1 oz.

Mounting Holes: 2 x 0.125" dia.

Power

DC Input Voltage: 3.3V @ 100mA typical, 250mA max

Low power modes are able to reduce power draw, with consumption dependant on enabled peripherals.

Environmental Operating Temperature

-40° to 85° C

RoHS Compliance

harming materials. The Restriction of Hazardous Substances guidelines ensure that electronics are manufactured with fewer environment

Some timer I/O is unavailable due to SDRAM and Ethernet interfaces. Please consult the pinout for further details.



Part Numbers

MODM7AE70 Ethernet Core Module (100 Version, with RJ-45) Part Number: MODM7AE70-100IR

MODM7AE70 Ethernet Core Module (200 Version, with 10-pin header)

Part Number: MODM7AE70-200IR

MOD7AE70 LC Development Kit

Part Number: NNDK-MODM7AE70LC-KIT

product page for package contents. Note: Includes the MOD-DEV-70 development board. Kit includes all the hardware and software you need to customize the included platform hardware. See NetBurner Store

SNMP V1 (Module License Version)

Part Number: NBLIC-SNMP

Available as an option if you are using a development kit.

Ordering Information

E-mail: sales@netburner.com

Online Store: www.NetBurner.com

Telephone: 1-800-695-6828



Pinout and Signal Description

descriptions of the pin functions of the 10-pin header. another location or to add a different jack with power over ethernet (PoE) capabilities to your module. Table 1 provides The 200 version board has a 10-pin header instead of an RJ-45 jack. This header enables you to relocate the jack to

Refer to the application note, "Adding an External Ethernet RJ-45 Connector and PCB Layout Guidlines for NetBurner -200 Version Modules", for details and examples.

Table 1: Pinout and Signal Descriptions for Ethernet Connector (1)

Note:	10	9	8	7	6	5	4	ω	2	1	Pin
	LED	LED	N/C	GND	RXCT1	RX-	RX+	TXCT	TX+	TX-	Signal
	LED control sink, speed	LED control sink, link/activity	Not Connected	Ground	Receive Data Center Tap	Receive -	Receive +	Transmit Data Center Tap	Transmit +	Transmit -	Description

Note:

^{1.} Ethernet magnetics center tap voltage provided by NetBurner device.

The module has two dual in-line 50 pin headers which enable you to connect to one of our standard NetBurner Carrier Boards, or a board you create on your own. Table 2-3 provides descriptions of pin function of the module header. Most pins have a Primary and Alternate function. In the Primary function mode you can select one of up to four peripheral functions, A through D.

Table 2: Pinout and Signal Descriptions for P1 Connector (1)

				P1 Connector	
Pin	Port	GPIO	Peripheral A	Peripheral B	Alternate
PIN	Port	GPIO	Peripheral C	Peripheral D	Alternate
1	GND				
2	GND				
3	VCC_3V				
4	PC8	Х	Lower Byte Write Access (NWR0) / Write Enable (NWE)	Timer 7 Line A (TIOA7)	
5 ¹	PA22	Х	SSC Receive Clock (100K pull-up at reset)(RK) Bus Chip Select 2 (NCS2)	PWM 0 External Trigger (PWMC0_PWMEXTRG1)	Parallel Capture Clock Input (PIODCCLK) ¹
			Bus Chip Select 2 (NCS2) Bus Chip Select 0 (NCS0)	Timer 8 Clock (TCLK8)	
6 ¹	PC14	Χ	CAN 1 Transmit (CANTX1)	Timer o Clock (TCLRo)	
			Bus Chip Select 3 (NCS3)		
71	PD19	Χ	Serial Port 6 TX (UTXD4) ⁵		
8 ¹	PC11	х	Read Signal (NRD)	Timer 8 Line A (TIOA8)	
9	PD15				
			NWR1/NBS1		
10	PA20		A16/BA0		
11					Transfer in Progress (TIP) footnote ²
12	PC0		D0		
13	PC13	Х	External Wait Signal (NWAIT)	PWM 0 Channel 3 Output High (PWMC0_PWMH3)	AFE 1 ADC Input 1 (AFE1_AD1) ³
14	PC2		D2		
15	PC1		D1		
16	PC4		D4		
Note:					

^{1.} When the External Bus Interface (EBI) peripheral is enabled, this signal is locked to EBI functionality. Trying to use this signal while it is in use by the EBI peripheral can damage the module.

				P1 Connector	
Pin	Port	GPIO	Peripheral A	Peripheral B	Alternate
·	FOIL	GFIO	Peripheral C	Peripheral D	Atternate
17	PC3		D3		
18	PC6		D6		
19	PC5		D5		
20	PE0		D8		
21	PC7		D7		
22	PE2		D10		
23	PE1		D9		
24	PE4		D12		
25	PE3		D11		
26	PA15		D14		
27	PE5		D13		
28	NRST				
29	PA16		D15		
30	NRST				
31	PA6	Х	Serial Port 3 TX (UTXD1) ⁵	Programmable Clock Channel 0 Output (PCK0)	
32	PC18		A0/NBS0		
33	PC19	Х	A1	PWM 0 Channel 2 Output High (PWMC0_PWMH2)	
34	PC20		A2		

				P1 Connector		
Dia	Port	GPIO	Peripheral A	Peripheral B	Alternation	
Pin	Port	GPIO	Peripheral C	Peripheral D	Alternate	
35	PC21		A3			
36	PC22		A4			
37	PC23		A5			
38	PC24		A6			
39	PC25		A7			
40	PC26		A8			
41	PC27		A9			
42	PC28		A10			
43	PC29		A11			
44	PC30	Х	A12	Timer 5 Line B (TIOB5)	AFE 1 ADC Input 5 (AFE1_AD5)(5) ³	
45	PC31		A13			
46	PA18		A14			
47	PA19	Х	A15	PWM 0 Channel 0 Output Low (PWMC0_PWML0) Sound Controller 1 Master Clock (I2SC1_MCK)	AFE 0 ADC Input 8 (AFE0_AD8) Wakeup Pin 9 (WKUP9) ⁴	
48	VCC_V3					
49	GND					
50	GND					
Note:						

Note:

- 1. To select this extra function, refer to Section 32.5.14 "Parallel Capture Mode".
- 2. Logical AND of PA.22, PC.14, PD.19. Typically used to control the enable of an external data bus buffer.
- 3. To select this extra function, refer to Section 50.5.1 "I/O Lines".
- 4. Analog input has priority over WKUPx pin. To select the analog input, refer to Section 50.5.1 "I/O Lines". WKUPx can be used if the PIO controller defines the I/O line as "input".
- 5. See Table 5 for Serial Port to USART/UART mapping.

Table 3: Pinout and Signal Descriptions for P2 Connector (1)

				P2 Connector										
D:	Doub	CDIO	Peripheral A	Peripheral B										
Pin	Port	GPIO	Peripheral C	Peripheral D	Alternate									
1	GND													
2	VCC_3V													
_	DDO	V	PWM 0 Channel 0 Output High (PWMC0_PWMH0)		AFE 0 ADC Input 10 (AFE0_AD10)									
3	PB0	X	Serial Port 0 RX (RXD0) ¹⁰	SSC Transmit Frame Sync (TF)	RTCOUT0									
4	DD1	V	PWM 0 Channel 1 Output High (PWMC0_PWMH1)	TSU Timer Comparison Valid 1588 (GTSUCOMP)	AFE 1 ADC Input 0 (AFE1_AD0)									
4	PB1	Х	Serial Port 0 TX (TXD0) ¹⁰	SSC Transmit Clock (TK)	RTCOUT1									
5	VREFP		ADC Voltage Reference											
	DC12	V		Timer 8 Line B (TIOB8)	AFE 1 ADC In part 2 (AFE1 AD2)5									
6	PC12	X	CAN 1 Receive (CANRX1)		AFE 1 ADC Input 3 (AFE1_AD3) ⁵									
7	PD30	V	Serial Port 5 TX (UTXD3) ¹⁰		AFF 0 ADC In part 0 (AFF0 AD0)5									
/	PD30	Α	Х	X	Х		Image Sensor Data Input 10 (ISI_D10)	AFE 0 ADC Input 0 (AFE0_AD0) ⁵						
0	DA 1.7	V	QSPI Data 2 Quad Mode (QI2)	Programmable Clock Output 1 (PCK1)	AFF O ADC Invest C (AFFO ADC)5									
8	PA17	Х	PWM 0 Chan 3 Output High (PWMC0_PWMH3)		AFE 0 ADC Input 6 (AFE0_AD6) ⁵									
0	DAG	V	PWM 0 Channel 1 Output High (PWMC0_PWMH1)		Malana Dia 2 (MKI ID2)1									
9	PA2	Х	DAC Trigger Input (DATRG)		Wakeup Pin 2 (WKUP2) ¹									
10	PD18	Х												
10	PDIO	^	Serial Port 6 RX (URXD4) ¹⁰											
11	PB13	Х	PWM 0 Channel 2 Output Low (PWMC0_PWML2)	Programmable Clock Output 0 (PCK0)	DAC Channel 0 Output (DAC0) ⁷									
11	PDIS	λ	Serial Port 0 Serial Clock (SCK0)		DAC Charmer o Output (DACo)									
	DAE		PWM 1 Channel 3 Output Low (PWMC1_PWML3)	Image Sensor Channel 4 Data Input (ISI_D4)	Wakeup Pin 4 (WKUP4)									
12	PAS	X	X	X	Y	Х	X	V	v	V		Serial Port 3 RX (URXD1) ¹⁰		Parallel Capture Data 2 (PIODC2)
12	PA5 PB5	^	Two-Wire (I2C) 1 Clock (TWCK1)	PWM 0 Channel 0 Output Low (PWMC0_PWML0)	Test Data Out (TDO/TRACESWO)(9									
	PDS			SSC Transmit Data (TD)	Wakeup Pin 13 (WKUP13)									
13	PA8	Х	PWM1 Channel 3 Output High (PWMC1_PWMH3)	AFE 0 ADC External Trigger (AFE0_ADTRG)	Slock Clock Osc Output (XOUT32)									
13	FAO	^			Slock Clock Osc Output (AOO152)									
14	GND													
15	PD24	Χ	PWM 0 Channel 0 Output Low (PWMC0_PWML0)	SSC Receive Frame sync (RF)										
۱٦	F D 24	^	Timer 11 Clock Input (TCLK11)	Image Sensor Horizontal Sync (ISI_HSYNC)										
16	PA28	Х	Serial Port 1 DSR (100K pull-up at reset)(DSR1) ¹⁰	Timer 1 Clock (TCLK1)										
10	FAZ0	^	Multimedia Card Slot A Data Command (MCCDA)	PWM 1 Fault Input 2 (PWMC1_PWMFI2)										
17	PA26	Х	Serial Port 1 DCD (100K pull-up at reset)(DCD1)10	Timer 2 Line A (TIOA2)										
17	FAZU	^	Multimedia Card Slot A Data 2 (MCDA2)	PWM 1 Fault Input 1 (PWMC1_PWMFI1)										

				P2 Connector									
Dia.	Davit	GPIO	Peripheral A	Peripheral B	Altamata								
Pin		GPIO	Peripheral C	Peripheral D	Alternate								
18	PA27	Х	Serial Port 1 DTR (100K pull-up at reset)(DTR1) ¹⁰	Timer 2 Line B (TIOB2)									
18	PA27	Α	Multimedia Card Slot A Data 3 (MCDA3)	Image Sensor Data Input 7 (ISI_D7)									
19	PA1	Χ	PWM 0 Channel 0 Output Low (PWMC0_PWML0)	Timer 0 Line B (TIOB0)	Wakeup Pin 1 (WKUP1) ¹								
19	FAI	^	A18	Sound Controller 0 Serial Clock (I2SC0_CK)	wakeup Fili 1 (WKOF1)								
20	PA29	Х	Serial Port 1 RI (100K pull-up at reset)(RI1) ¹⁰	Timer 2 Clock (TCLK2)									
21	DA 2.1	V	Serial Port 1 RX (RXD1) ¹⁰	Programmable Clock Output 1 (PCK1)	AFE 0 ADC Input 1 (AFE0_AD1)(6)								
21	PA21	Х	PWM 1 Chan 0 Fault Input (PWMC1_PWMFI0)		Parallel Capture Enable 2 (PIODCEN2)8								
22	DD 4	V	Two-Wire (I2C) 1 Data (TWD1)	PWM 0 Channel 2 Output High (PWMC0_PWMH2)	Total Data In (TDI)								
22	PB4	X		Serial Port 1 TX (TXD1) ¹⁰	Test Data In (TDI) ⁹								
23	PD28	V	Serial Port 5 RX (URXD3) ¹⁰	CAN 1 Receive (CANRX1)	Walton Din E (WKLIDE)								
23	PD20	X	Two-Wire (I2C) 2 Clock (TWCK2)	Image Sensor Data Input 9 (ISI_D9)	Wakeup Pin 5 (WKUP5) ¹								
24	PD31	Х	Y	~	V	V	Y	X	X	X	QSPI Quad Mode Data 3 (QIO3)	Serial Port 5 TX (UTXD3) ¹⁰	
.4			Programmable Clock 2 Output (PCK2)	Image Sensor Data Input 11 (ISI_D11)									
25	PD22	Х	PWM 0 Channel 2 Output High (PWMC0_PWMH2)	SPI 0 Clock (SPI0_SPCK)									
23	r DZZ	٨	Timer 11 Line B (TIOB11)	Image Sensor Date Input 0 (ISI_D0)									
26	PD27	Х	PWM 0 Channel 3 Output Low (PWMC0_PWML3)	SPI 0 Chip Select 3 (SPI0_NPCS3)									
20	F DZ7	٨	Two-Wire (I2C) 2 Serial Data (TWD2)	Image Sensor Date Input 8 (ISI_D8)									
27	PD20	Х	PWM 0 Channel 0 Output High (PWMC0_PWMH0)	SPI 0 Master In Slave Out (SPI0_MISO)									
_,	1020	^	TSU Timer Comparison Valid 1588 (GTSUCOMP)										
28	PD21	Х	PWM 0 Channel 1 Output High (PWMC0_PWMH1)	SPI 0 Master Out Slave In (SPI0_MOSI)									
20	1021	^	Timer 11 Line A (TIOA11)	Image Sensor Data Input 1 (ISI_D1)									
29	PB2	X	CAN 0 Transmit (CANTX0)		AFE 0 ADC Input 5 (AFE0_AD5)								
	102	^	Serial Port 0 CTS (CTS0) ¹⁰	SPI 0 Chip Select 0 (SPI0_NPCS0)	/								
30	PD12	Х	GMAC Receive Data 3 (GRX3)	CAN 1 Transmit (CANTX1)									
			SPI 0 Chip Select 2 (SPI0_NPCS2)	Image Sensor Data Input 6 (ISI_D6)									
31	PA23	Х	Serial Port 1 Serial Clock (100K pull-up at reset) (SCK1)	PWM 0 Chan 0 Output High (PWMC0_PWMH0)									
	., .25	.,	A19	PWM 1 Channel 2 Output Low (PWMC1_PWML2)									
32	PA24	Х	Serial Port 1 RTS (RTS1) ¹⁰	PWM 0 Chan 1 Output High (PWMC0_PWMH1)									
	. , , ,		A20	Image Sensor Data Clock (ISI_PCK)									
33	PA25	Х	Serial Port 1 CTS (CTS1) ¹⁰	PWM 0 Chan 2 Output High (PWMC0_PWMH2)									
			A23	Multimedia Card Clock (MCCK)									
	DAG		Serial Port 2 RX (URXD0) ¹⁰	Image Sensor Channel 3 Data Input (ISI_D3)	Wakeup Pin 6 (WKUP6)								
34	PA9	Х	PWM 0 Fault Input 0 (100k pull-up reset) (PWMC0_PWM-FI0)		Parallel Capture Data 3 (PIODC3) ³								

				P2 Connector	
	Dont	GPIO	Peripheral A	Peripheral B	Alternate
in	Port	GPIO	Peripheral C	Peripheral D	Alternate
35	PA10	V	Serial Port 2 TX (UTXD0) ¹⁰	PWM 0 External Trigger 0 (PWMC0_PWMEXTRG0)	Davidlal Countries Date 4 (DIODC4)?
55	PATU	X	SSC Receive Data (100k pull-up at reset) (RD)		Parallel Capture Data 4 (PIODC4) ²
	DA 20	V	PWMC0_PWML2	PWM 1 Chan 0 Trigger Input (PWMC1_PWMEXTRG0)	Malaras Dia 11 (M/// ID11)
6	PA30	Χ	Multimedia Card Slot A Data 0 (MCDA0)	Sounds Controller 0 Data Output (I2SC0_DO)	Wakeup Pin 11 (WKUP11)
_	DD44	x	GMAC Receive Data 2 (GRX2)	PWM 0 Channel 0 Output High (PWMC0_PWMH0)	
7	PD11	^	TSU Timer Comparison Valid 1588 (GTSUCOMP)	Image Sensor Data Input 5 (ISI_D5)	
_	200	v	CAN 0 Receive (CANRX0)	Programmable Clock Output 2 (PCK2)	AFF 2 A D C 1 (AFF 2 A D 2) MANY I D 2 C (
8	PB3	X	Serial Port 0 RTS (RTS0) ¹⁰	Image Sensor Data Input 2 (ISI_D2)	AFE 0 ADC Input 2 (AFE0_AD2)/WKUP126
_	D4.2	V	Two-Wire (I2C) 0 Data (TWD0)	LON Chan 1 Collision Detect (LONCOL1)	D
9	PA3	X X	Programmable Clock Output 2 (PCK2)		Parallel Capture Data 0 (PIODC0)
	PA31	v	SPI 0 Chip Select 1 (SPI0_NPCS1)	Programmable Clock Output 2 (PCK2)	
0		X	Multimedia Card Slot A Data 1 (MCDA1)	PWM 1 Channel 2 Output High (PWMC1_PWMH2)	
	PD25		PWM 0 Channel 1 Output Low (PWMC0_PWML1)	SPI 0 Chip Select 1 (SPI0_NPCS1)	
1		Х	Serial Port 4 RX (URXD2) ¹⁰	Image Sensor Vertical Sync (ISI_VSYNC)	
	54.4	v	Two-Wire (I2C) 0 Clock (TWCK0)	Timer 0 Clock (TCLK0)	Wakeup Pin 3 (WKUP3)
2	PA4	Х	Serial Port 3 TX (UTXD1) ¹⁰		Parallel Capture Data 1 (PIODC1)
		3 X	QSPI MOSI Single Bit Mode, Data 0 Quad Mode (QIO0)	PWM 0 Channel 2 Output High (PWMC0_PWMH2)	
3	PA13		PWM 1 Chan 1 Output Low (PWMC1_PWML1)		Parallel Capture Data 7 (PIODC7) ²
			PWM 0 Channel 2 Output Low (PWMC0_PWML2)	SSC Transmt Data (TD)	
ļ	PD26	Х	Serial Port 4 TX (UTXD2) ¹⁰	Serial Port 3 TX (UTXD1) ¹⁰	
			QSPI Serial Clock (QSCK)	PWM 0 Channel 3 Output High (PWMC0_PWMH3)	Wakeup Pin 8 (WKUP8)
5	PA14	Х	PWM 1 Chan 1 Output High (PWMC1_PWMH1)		Parallel Capture Date En 1 (PIODCEN1) ³
5	GND				
			QSPI MISO Single Bit Mode, Data 1 Quad Mode (QIO1)	PWM 0 Channel 1 Output High (PWMC0_PWMH1)	
7	PA12	2 X	PWM 1 Chan 0 Output High (PWMC1_PWMH0)		Parallel Capture Data 6 (PIODC6) ²
	D. 4.		QPI Chip Select (QCS)	PWM 0 Channel 0 Output High (PWMC0_PWMH0)	Wakeup Pin 7 (WKUP7)
3	PA11	Х	PWM 1 Chan 0 Output Low (PWMC1_PWML0)		Parallel Capture Data 5 (PIODC5)3
9	GND				
)	VCC 3V				

Note

- 1. WKUPx can be used if the PIO Controller defines the I/O line as "input".
- 2. To select this extra function, refer to Section 32.5.14 "Parallel Capture Mode".
- 3. PIODCEN1/PIODCx has priority over WKUPx. Refer to Section 32.5.14 "Parallel Capture Mode".
- 4. Refer to Section 22.4.2 "Slow Clock Generator".
- 5. To select this extra function, refer to Section 50.5.1 "I/O Lines".
- 6. Analog input has priority over WKUPx pin. To select the analog input, refer to Section 50.5.1 "I/O Lines". WKUPx can be used if the PIO controller defines the I/O line as "input.

- 7. DAC0 is selected when DACC_CHER.CH0 is set. DAC1 is selected when DACC_CHER.CH1 is set. Refer to Section 51.7.4 "DACC Channel Enable Register".
- 8. Analog input has priority over WKUPx pin. To select the analog input, refer to Section 50.5.1 "I/O Lines". To select PIODCEN2, refer to Section 32.5.14 "Parallel Capture Mode".
- 9. Refer to the System I/O Configuration Register in Section 18. "Bus Matrix (MATRIX)".
- 10. See Table 5 for Serial Port to USART/UART mapping.



Table 4: Pinout and Signal Descriptions for P3, USB Connector

Serial Port to USART/UART Mapping

This table details the mapping of the NetBurner software serial port number to the processor hardware signal name. The SAME70 processor provides both USART and UART serial ports. In addition to functioning as a UART, the USART ports can be configured for ISO7816, IrDA®, RS-485, SPI, Manchester and Modem modes; 2 is available in custom and chip based designs, but is not fully pinned out on the MODM7AE70. USART1 supports LON mode. Please refer to the SAME70 processor manual for details on the USARTs. USART

Table 5: Serial Port to USART/UART Mapping for P1 and P2 Connector

6	ъ	4	ω	2	_	0		Serial Port Number
					_	0	USART	Hardware Module
4	ω	2	_	0			UART	odule

Voltage divided for 5V signal tolerance.