National Semiconductor is now part of

Texas Instruments.

Search http://www.ti.com/ for the latest technical

information and details on our current products and services.



# **SM72480**

# **SolarMagic 1.6V, LLP-6 Factory Preset Temperature Switch and Temperature Sensor**

### **General Description**

The SM72480 is a low-voltage, precision, dual-output, lowpower temperature switch and temperature sensor. The temperature trip point ( $T_{TRIP}$ ) is set at the factory to be 120°C. Built-in temperature hysteresis  $(T<sub>HYST</sub>)$  keeps the output stable in an environment of temperature instability.

In normal operation the SM72480 temperature switch outputs assert when the die temperature exceeds  $T<sub>TRIP</sub>$ . The temperature switch outputs will reset when the temperature falls below a temperature equal to  $(T_{TRIP} - T_{HYST})$ . The OVERTEMP digital output, is active-high with a push-pull structure, while the OVERTEMP digital output, is active-low with an open-drain structure.

The analog output,  $V<sub>TFMP</sub>$ , delivers an analog output voltage with Negative Temperature Coefficient — NTC.

Driving the TRIP TEST input high: (1) causes the digital outputs to be asserted for in-situ verification and, (2) causes the threshold voltage to appear at the  $V_{\text{TEMP}}$  output pin, which could be used to verify the temperature trip point.

The SM72480's low minimum supply voltage makes it ideal for 1.8 volt system designs. Its wide operating range, low supply current , and excellent accuracy provide a temperature switch solution for a wide range of commercial and industrial applications.

## **Applications**

- PV Power Optimizers
- Wireless Transceivers
- **Battery Management**
- Automotive
- Disk Drives

### **Connection Diagram**



### **Features**

- **Renewable Energy Grade**
- Low 1.6V operation
- Latching function: device can latch the Over Temperature condition
- Push-pull and open-drain temperature switch outputs
- Very linear analog  $V<sub>TEMP</sub>$  temperature sensor output
- $V<sub>TEMP</sub>$  output short-circuit protected
- 2.2 mm by 2.5 mm (typ) LLP-6 package
- Excellent power supply noise rejection

## **Key Specifications**



■ Hysteresis Temperature 4.5°C to 5.5°C



# **Typical Transfer Characteristic**

#### **VTEMP Analog Voltage vs Die Temperature**



**SM72480 SolarMagic 1.6V, LLP-6 Factory Preset Temperature Switch and Temperature Sensor**M72480 SolarMagic 1.6V, LLP-6 Factature Switch and Temperature Switch and Temperature Senso **SM72480 SM72480**

# **Block Diagram**



**Pin Descriptions**





# **Typical Application**



**SM72480 SM72480**

# **Ordering Information**



# **Absolute Maximum Ratings ([Note 1](#page-7-0))**



**Operating Ratings** ([Note 1](#page-7-0))



www.national.com and www.national.com/ms/MS/MS-SOLDERING.pdf

# **Accuracy Characteristics**

## **Trip Point Accuracy**



# **VTEMP Analog Temperature Sensor Output Accuracy**

The limits do not include DC load regulation. The stated accuracy limits are with reference to the values in the SM72480 Conversion Table.



### **Electrical Characteristics**

Unless otherwise noted, these specifications apply for +V $_{\rm DD}$  = +1.6V to +5.5V. **Boldface limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to**  $T_{MAX}$  ; all other limits  $T_A = T_J = 25^{\circ}$ C.



## <span id="page-7-0"></span>**Electrical Characteristics**

Unless otherwise noted, these specifications apply for +V $_{\rm DD}$  = +1.6V to +5.5V. **Boldface limits apply for T<sub>A</sub> = T<sub>J</sub> = T<sub>MIN</sub> to**  $T_{MAX}$  ; all other limits  $T_A = T_J = 25^{\circ}$ C.



# **Definitions of t<sub>EN</sub> and t<sub>V<sub>TEMP</sub>**</sub>



**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

<code>Note 2:</code> When the input voltage (V<sub>I</sub>) at any pin exceeds power supplies (V<sub>I</sub> < GND or V<sub>I</sub> > V<sub>DD</sub>), the current at that pin should be limited to 5 mA.

**Note 3:** The Human Body Model (HBM) is a 100 pF capacitor charged to the specified voltage then discharged through a 1.5 kΩ resistor into each pin. The Machine Model (MM) is a 200 pF capacitor charged to the specified voltage then discharged directly into each pin. The Charged Device Model (CDM) is a specified circuit characterizing an ESD event that occurs when a device acquires charge through some triboelectric (frictional) or electrostatic induction processes and then abruptly touches a grounded object or surface.

**Note 4:** The junction to ambient temperature resistance (θ<sub>JA</sub>) is specified without a heat sink in still air.

Note 5: Typicals are at  $T_{\sf J}$  =  $T_{\sf A}$  = 25°C and represent most likely parametric norm.

**Note 6:** Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

**Note 7:** Accuracy is defined as the error between the measured and reference output voltages, tabulated in the Conversion Table at the specified conditions of supply gain setting, voltage, and temperature (expressed in °C). Accuracy limits include line regulation within the specified conditions. Accuracy limits do not include load regulation; they assume no DC load.

**Note 8:** Changes in output due to self heating can be computed by multiplying the internal dissipation by the temperature resistance.

**Note 9:** Source currents are flowing out of the SM72480. Sink currents are flowing into the SM72480.

Note 10: The 1 µA limit is based on a testing limitation and does not reflect the actual performance of the part. Expect to see a doubling of the current for every 15°C increase in temperature. For example, the 1 nA typical current at 25°C would increase to 16 nA at 85°C.

**Note 11:** Line regulation (DC) is calculated by subtracting the output voltage at the highest supply voltage from the output voltage at the lowest supply voltage. The typical DC line regulation specification does not include the output voltage shift discussed in Section 4.3.

Note 12: The curves shown represent typical performance under worst-case conditions. Performance improves with larger overhead (V<sub>DD</sub> − V<sub>TEMP</sub>), larger V<sub>DD</sub>, and lower temperatures.

Note 13: The curves shown represent typical performance under worst-case conditions. Performance improves with larger V<sub>TEMP</sub>, larger V<sub>DD</sub> and lower temperatures.

## **Typical Performance Characteristics**

#### **VTEMP Output Temperature Error vs. Temperature**









**VTEMP Supply-Noise Rejection vs. Frequency**



**Minimum Operating Temperature vs. Supply Voltage**



30142006

**Supply Current vs. Supply Voltage**







# **1.0 SM72480 V<sub>TEMP</sub> vs Die Temperature Conversion Table**

The SM72480 has a factory-set gain, which is dependent on the Temperature Trip Point. The V<sub>TEMP</sub> temperature sensor voltage, in millivolts, at each discrete die temperature over the complete operating range is shown in the conversion table below.

#### **VTEMP Temperature Sensor Output Voltage vs Die Temperature Conversion Table**

The  $V_{\text{TEMP}}$  temperature sensor output voltage, in mV, vs Die Temperature, in °C for the gain corresponding to the temperature trip point.  $V_{DD} = 5.0V$ .











#### **1.1 V<sub>TEMP</sub>** vs DIE TEMPERATURE APPROXIMATIONS

The SM72480's  $V<sub>TEMP</sub>$  analog temperature output is very linear. The Conversion Table above and the equation in Section 1.1.1 represent the most accurate typical performance of the  $V<sub>TEMP</sub>$  voltage output vs Temperature.

#### **1.1.1 The Second-Order Equation (Parabolic)**

The data from the Conversion Table, or the equation below, when plotted, has an umbrella-shaped parabolic curve.  $V<sub>TEMP</sub>$  is in mV.

**SM72480 SM72480**

 $V_{(TEMP=120 \text{ or } 125)} = 1814.6 - 10.270 \times (T_{DIE} - 30^{\circ}C) - 2.12e-3 \times (T_{DIE} - 30^{\circ}C)^{2}$  $V_{(TEMP=105)}$  = 1361.4 – 7.701 x (T<sub>DIE</sub> - 30°C) – 1.60e-3 x (T<sub>DIE</sub> - 30°C)<sup>2</sup>

#### **1.1.2 The First-Order Approximation (Linear)**

For a quicker approximation, although less accurate than the second-order, over the full operating temperature range the linear formula below can be used. Using this formula, with the constant and slope in the following set of equations, the bestfit  $V<sub>TEMP</sub>$  vs Die Temperature performance can be calculated with an approximation error less than 18 mV.  $V_{\text{TEMP}}$  is in mV.

$$
V_{(TEMP=120 \text{ or } 125)} = 2119 - 10.36 \times T_{DIE}
$$

$$
V_{(TEMP=105)} = 1590 - 7.77 \times T_{DIE}
$$

#### **1.1.3 First-Order Approximation (Linear) over Small Temperature Range**

For a linear approximation, a line can easily be calculated over the desired temperature range from the Conversion Table using the two-point equation:

$$
V - V_1 = \left(\frac{V_2 - V_1}{T_2 - T_1}\right) \times (T - T_1)
$$

Where V is in mV, T is in  $^{\circ}$ C, T<sub>1</sub> and V<sub>1</sub> are the coordinates of the lowest temperature,  ${\mathsf T}_2$  and  ${\mathsf V}_2$  are the coordinates of the highest temperature.

V - 2396 mV =  $(-12.8 \text{ mV} / {}^{\circ}C)$  x (T - 20 ${}^{\circ}C$ )

 $V = (-12.8 \text{ mV}/^{\circ}\text{C}) \times (T - 20^{\circ}\text{C}) + 2396 \text{ mV}$ 

Using this method of linear approximation, the transfer function can be approximated for one or more temperature ranges of interest.

## **2.0 OVERTEMP and OVERTEMP Digital Outputs**

The OVERTEMP Active High, Push-Pull Output and the OVERTEMP Active Low, Open-Drain Output both assert at the same time whenever the Die Temperature reaches the factory preset Temperature Trip Point. They also assert simultaneously whenever the TRIP TEST pin is set high. Both outputs de-assert when the die temperature goes below the Temperature Trip Point - Hysteresis. These two types of digital outputs enable the user the flexibility to choose the type of output that is most suitable for his design.

Either the OVERTEMP or the OVERTEMP Digital Output pins can be left open if not used.

#### **2.1 OVERTEMP OPEN-DRAIN DIGITAL OUTPUT**

The OVERTEMP Active Low, Open-Drain Digital Output, if used, requires a pull-up resistor between this pin and  $V_{DD}$ . The following section shows how to determine the pull-up resistor value.

#### **Determining the Pull-up Resistor Value**



The Pull-up resistor value is calculated at the condition of maximum total current, i<sub>T</sub>, through the resistor. The total current is:

$$
\mathbf{i}_{\mathsf{T}} = \mathbf{i}_{\mathsf{L}} + \mathbf{i}_{\mathsf{sink}}
$$

where,

- $i_{\text{T}}$  $\mathsf{i}_\mathsf{T}$  is the maximum total current through the Pull-up Resistor at  $V_{OL}$ .
- i,  $\mathfrak{i}_\mathsf{L}$  is the load current, which is very low for typical digital inputs.
- $V_{OUT}$   $V_{OUT}$  is the Voltage at the OVERTEMP pin. Use  $V_{OL}$  for calculating the Pull-up resistor.
- $\rm V_{DD(Max)}$   $\rm V_{DD(Max)}$  is the maximum power supply voltage to be used in the customer's system.

The pull-up resistor maximum value can be found by using the following formula:

$$
R_{\text{pull-up}} = \frac{V_{\text{DD (Max)}} - V_{\text{OL}}}{i_{\text{T}}}
$$

#### **EXAMPLE CALCULATION**

Suppose we have, for our example, a  $V_{DD}$  of 3.3 V  $\pm$  0.3V, a CMOS digital input as a load, a  $V_{\text{OL}}$  of 0.2 V.

(1) We see that for  $V_{OL}$  of 0.2 V the electrical specification for OVERTEMP shows a maximim  $i_{sink}$  of 385  $\mu$ A.

(2) Let  $i_{\mathsf{L}}$ = 1 µA, then  $i_{\mathsf{T}}$  is about 386 µA max. If we select 35  $\mu$ A as the current limit then i<sub>T</sub> for the calculation becomes 35 µA

(3) We notice that  $V_{DD(Max)}$  is 3.3V + 0.3V = 3.6V and then calculate the pull-up resistor as

 $R_{\text{pull-up}} = (3.6 - 0.2)/35 \mu A = 97k$ 

(4) Based on this calculated value, we select the closest resistor value in the tolerance family we are using.

In our example, if we are using 5% resistor values, then the next closest value is 100 kΩ.

#### **2.2 NOISE IMMUNITY**

The SM72480 is virtually immune from false triggers on the OVERTEMP and OVERTEMP digital outputs due to noise on the power supply. Test have been conducted showing that, with the die temperature within 0.5°C of the temperature trip point, and the severe test of a 3 Vpp square wave "noise" signal injected on the  $V_{DD}$  line, over the  $V_{DD}$  range of 2V to 5V, there were no false triggers.

### **3.0 TRIP TEST Digital Input**

The TRIP TEST pin simply provides a means to test the OVERTEMP and OVERTEMP digital outputs electronically by causing them to assert, at any operating temperature, as a result of forcing the TRIP TEST pin high.

When the TRIP TEST pin is pulled high the  $V<sub>TEMP</sub>$  pin will be at the  $V_{TRIP}$  voltage.

If not used, the TRIP TEST pin may either be left open or grounded.

### **4.0 V<sub>TEMP</sub>** Analog Temperature **Sensor Output**

The  $V_{\text{TEMP}}$  push-pull output provides the ability to sink and source significant current. This is beneficial when, for example, driving dynamic loads like an input stage on an analogto-digital converter (ADC). In these applications the source current is required to quickly charge the input capacitor of the ADC. See the Applications Circuits section for more discussion of this topic. The SM72480 is ideal for this and other applications which require strong source or sink current.

#### **4.1 NOISE CONSIDERATIONS**

The SM72480's supply-noise rejection (the ratio of the AC signal on  $V_{\text{TFMP}}$  to the AC signal on  $V_{DD}$ ) was measured during bench tests. It's typical attenuation is shown in the Typical Performance Characteristics section. A load capacitor on the output can help to filter noise.

For operation in very noisy environments, some bypass capacitance should be present on the supply within approximately 2 inches of the SM72480.

#### **4.2 CAPACITIVE LOADS**

The  $V<sub>TFMP</sub>$  Output handles capacitive loading well. In an extremely noisy environment, or when driving a switched sampling input on an ADC, it may be necessary to add some filtering to minimize noise coupling. Without any precautions, the  $V<sub>TEMP</sub>$  can drive a capacitive load less than or equal to 1100 pF as shown in [Figure 1](#page-13-0). For capacitive loads greater than 1100 pF, a series resistor is required on the output, as shown in [Figure 2](#page-13-0), to maintain stable conditions.

<span id="page-13-0"></span>



#### **FIGURE 2. SM72480 with series resistor for capacitive loading greater than 1100 pF.**

#### **4.3 VOLTAGE SHIFT**

The SM72480 is very linear over temperature and supply voltage range. Due to the intrinsic behavior of an NMOS/ PMOS rail-to-rail buffer, a slight shift in the output can occur when the supply voltage is ramped over the operating range of the device. The location of the shift is determined by the relative levels of  $V_{DD}$  and  $V_{TEMP}$ . The shift typically occurs when  $V_{DD} - V_{TEMP} = 1.0V$ .

This slight shift (a few millivolts) takes place over a wide change (approximately 200 mV) in  $V_{DD}$  or  $V_{TEMP}$ . Since the shift takes place over a wide temperature change of 5°C to 20 $^{\circ}$ C, V<sub>TEMP</sub> is always monotonic. The accuracy specifications in the Electrical Characteristics table already includes this possible shift.

## **5.0 Mounting and Temperature Conductivity**

The SM72480 can be applied easily in the same way as other integrated-circuit temperature sensors. It can be glued or cemented to a surface.

The best thermal conductivity between the device and the PCB is achieved by soldering the DAP of the package to the thermal pad on the PCB. The temperatures of the lands and traces to the other leads of the SM72480 will also affect the temperature reading.

Alternatively, the SM72480 can be mounted inside a sealedend metal tube, and can then be dipped into a bath or screwed into a threaded hole in a tank. As with any IC, the SM72480 and accompanying wiring and circuits must be kept insulated and dry, to avoid leakage and corrosion. This is especially true if the circuit may operate at cold temperatures where condensation can occur. If moisture creates a short circuit from the  $V_{\text{TFMP}}$  output to ground or  $V_{\text{DD}}$ , the  $V_{\text{TFMP}}$  output from the SM72480 will not be correct. Printed-circuit coatings are often used to ensure that moisture cannot corrode the leads or circuit traces.

The thermal resistance junction-to-ambient  $(\theta_{1A})$  is the parameter used to calculate the rise of a device junction temperature due to its power dissipation. The equation used to calculate the rise in the SM72480's die temperature is

$$
T_{J} = T_{A} + \theta_{JA} \left[ (V_{DD} I_{Q}) + (V_{DD} - V_{TEMP}) I_{L} \right]
$$

where  ${\sf T}_{\sf A}$  is the ambient temperature,  ${\sf I}_{\sf Q}$  is the quiescent current,  $I_L$  is the load current on the output, and  $V_O$  is the output voltage. For example, in an application where  $T_A = 30 °C$ ,  $V_{DD} = 5 V$ ,  $I_{DD} = 9 \mu A$ , Gain 4,  $V_{TEMP} = 2231 \mu V$ , and  $I_L$  = 2  $\mu$ A, the junction temperature would be 30.021 °C, showing a self-heating error of only 0.021°C. Since the SM72480's junction temperature is the actual temperature being measured, care should be taken to minimize the load current that the  $V<sub>TEMD</sub>$  output is required to drive. If The  $\overline{OVERTEMP}$  output is used with a 100 k pull-up resistor, and this output is asserted (low), then for this example the additional contribution is  $[(152° C/W)x(5V)^{2}/100k] = 0.038°C$  for a total selfheating error of 0.059°C. Figure 3 shows the thermal resistance of the SM72480.



**FIGURE 3. SM72480 Thermal Resistance**

## **6.0 Applications Circuits**







**FIGURE 5. Temperature Switch Using Open-Drain Output**



Most CMOS ADCs found in microcontrollers and ASICs have a sampled data comparator input structure. When the ADC charges the sampling cap, it requires instantaneous charge from the output of the analog source such as the SM72480 temperature sensor and many op amps. This requirement is easily accommodated by the addition of a capacitor ( $C_{F|LTER}$ ). The size of  $C_{F|LTER}$  depends on the size of the sampling capacitor and the sampling frequency. Since not all ADCs have identical input stages, the charge requirements will vary. This general ADC application is shown as an example only.

#### **FIGURE 6. Suggested Connection to a Sampling Analog-to-Digital Converter Input Stage**











The TRIP TEST pin, normally used to check the operation of the OVERTEMP and OVERTEMP pins, may be used to latch the outputs whenever the temperature exceeds the programmed limit and causes the digital outputs to assert. As shown in the figure, when OVERTEMP goes high the TRIP TEST input is also pulled high and causes OVERTEMP output to latch high and the OVERTEMP output to latch low. The latch can be released by either momentarily pulling the TRIP TEST pin low (GND), or by toggling the power supply to the device. The resistor limits the current out of the OVERTEMP output pin.

#### **FIGURE 9. Latch Circuit using OVERTEMP Output**

# **Physical Dimensions** inches (millimeters) unless otherwise noted



**6-Lead LLP-6 Package NS Package Number SDB06A**

# **Notes**

**SM72480 SM72480**

# **Notes**

**For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com**



THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

**NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION.** As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

#### Copyright© 2011 National Semiconductor Corporation

For the most current product information visit us at www.national.com



**National Semiconductor Americas Technical Support Center** Email: support@nsc.com Tel: 1-800-272-9959

**National Semiconductor Europe Technical Support Center** Email: europe.support@nsc.com

**National Semiconductor Asia Pacific Technical Support Center** Email: ap.support@nsc.com

**National Semiconductor Japan Technical Support Center** Email: jpn.feedback@nsc.com