- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree[†]
- Choice of Memory Organizations
 - SN74V263 8192 \times 18/16384 \times 9
 - SN74V273 16384 \times 18/32768 \times 9
 - SN74V283 32768 × 18/65536 × 9
 - SN74V293 65536 \times 18/131072 \times 9
- 133-MHz Operation
- 7.5-ns Read/Write Cycle Time
- User-Selectable Input and Output Port Bus Sizing
 - $\times 9$ in to $\times 9$ out
 - $\times 9$ in to $\times 18$ out
 - $\times 18$ in to $\times 9$ out
 - $\times 18$ in to $\times 18$ out
- Big-Endian/Little-Endian User-Selectable Byte Representation

- 5-V-Tolerant Inputs
- Fixed, Low First-Word Latency
- Zero-Latency Retransmit
- Master Reset Clears Entire FIFO
- Partial Reset Clears Data, but Retains Programmable Settings
- Empty, Full, and Half-Full Flags Signal FIFO Status
- Programmable Almost-Empty and Almost-Full Flags; Each Flag Can Default to One of Eight Preselected Offsets
- Selectable Synchronous/Asynchronous Timing Modes for Almost-Empty and Almost-Full Flags
- Program Programmable Flags by Either Serial or Parallel Means
- Select Standard Timing (Using EF and FF Flags) or First-Word Fall-Through (FWFT) Timing (Using OR and IR Flags)
- Output Enable Puts Data Outputs in High-Impedance State
- Easily Expandable in Depth and Width
- Independent Read and Write Clocks Permit Reading and Writing Simultaneously
- High-Performance Submicron CMOS Technology
- Glueless Interface With 'C6x DSPs
- Available in 80-Pin Thin Quad Flat Pack (TQFP) Package

description/ordering information

The SN74V263, SN74V273, SN74V283, and SN74V293 are exceptionally deep, high-speed, CMOS first-in first-out (FIFO) memories with clocked read and write controls and a flexible bus-matching ×9/×18 data flow.

ORDERING INFORMATION

тс	PACKAGE [‡]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TQFP (PZA)	SN74V263PZAEP	V263EP
–55°C to 125°C	TQFP (PZA)	SN74V273PZAEP	V273EP
-55 C to 125 C	TQFP (PZA)	SN74V283PZAEP	V283EP
	TQFP (PZA)	SN74V293PZAEP	V293EP

[‡] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



[†] Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

description/ordering information (continued)

There is flexible $\times 9/\times 18$ bus matching on both read and write ports.


The period required by the retransmit operation is fixed and short.

The first-word data-latency period, from the time the first word is written to an empty FIFO to the time it can be read, is fixed and short.

These FIFOs are particularly appropriate for network, video, telecommunications, data communications, and other applications that need to buffer large amounts of data and match buses of unequal sizes.

Each FIFO has a data input port (Dn) and a data output port (Qn), both of which can assume either an 18-bit or 9-bit width, as determined by the state of external control pins' input width (IW) and output width (OW) during the master-reset cycle.


The input port is controlled by write-clock (WCLK) and write-enable (\overline{WEN}) inputs. Data is written into the FIFO on every rising edge of WCLK when \overline{WEN} is asserted. The output port is controlled by read-clock (RCLK) and read-enable (\overline{REN}) inputs. Data is read from the FIFO on every rising edge of RCLK when \overline{REN} is asserted. An output-enable (\overline{OE}) input is provided for 3-state control of the outputs.



DNC = Do not connect



functional block diagram



description/ordering information (continued)

The frequencies of both the RCLK and the WCLK signals can vary from 0 to f_{MAX}, with complete independence. There are no restrictions on the frequency of one clock input with respect to the other.

There are two possible timing modes of operation with these devices: first-word fall-through (FWFT) mode and standard mode.

In FWFT mode, the first word written to an empty FIFO is clocked directly to the data output lines after three transitions of the RCLK signal. REN need not be asserted for accessing the first word. However, subsequent words written to the FIFO do require a low on REN for access. The state of the FWFT/SI input during master reset determines the timing mode in use.

In standard mode, the first word written to an empty FIFO does not appear on the <u>data</u> output lines unless a specific read operation is performed. A read operation, which consists of activating <u>REN</u> and enabling a rising RCLK edge, shifts the word from internal memory to the data output lines.

For applications requiring more data-storage capacity than a single FIFO can provide, the FWFT timing mode permits depth expansion by chaining FIFOs in series (i.e., the data outputs of one FIFO are connected to the corresponding data inputs of the next). No external logic is required.



SCAS695A - JUNE 2003 - REVISED JUNE 2003

description/ordering information (continued)

These FIFOs have five flag pins: empty flag or output ready ($\overline{\text{EF}/\text{OR}}$), full flag or input ready ($\overline{\text{FF}/\text{IR}}$), half-full flag ($\overline{\text{HF}}$), programmable almost-empty flag ($\overline{\text{PAE}}$), and programmable almost-full flag ($\overline{\text{PAF}}$). The $\overline{\text{IR}}$ and $\overline{\text{OR}}$ functions are selected in FWFT mode. The $\overline{\text{EF}}$ and $\overline{\text{FF}}$ functions are selected in standard mode. $\overline{\text{HF}}$, $\overline{\text{PAE}}$, and $\overline{\text{PAF}}$ always are available for use, regardless of timing mode.

 \overline{PAE} and \overline{PAF} can be programmed independently to switch at any point in memory. Programmable offsets determine the flag-switching threshold and can be loaded by parallel or serial methods. Eight default offset settings also are provided, so that \overline{PAE} can be set to switch at a predefined number of locations from the empty boundary. The \overline{PAF} threshold also can be set at similar predefined values from the full boundary. The default offset values are set during master reset by the state of FSEL0, FSEL1, and \overline{LD} .

For serial programming, \overline{SEN} , together with \overline{LD} , loads the offset registers via the serial input (SI) on each rising edge of WCLK. For parallel programming, \overline{WEN} , together with \overline{LD} , loads the offset registers via Dn on each rising edge of WCLK. \overline{REN} , together with \overline{LD} , can read the offsets in parallel from Qn on each rising edge of RCLK, regardless of whether serial or parallel offset loading has been selected.

Also, the timing modes of \overline{PAE} and \overline{PAF} outputs can be selected. Timing modes can be set to be either asynchronous or synchronous for \overline{PAE} and \overline{PAF} .

If the asynchronous $\overline{PAE}/\overline{PAF}$ configuration is selected, \overline{PAE} is asserted low on the low-to-high transition of RCLK. \overline{PAE} is reset to high on the low-to-high transition of WCLK. Similarly, \overline{PAF} is asserted low on the low-to-high transition of RCLK.

If the synchronous $\overline{PAE}/\overline{PAF}$ configuration is selected, \overline{PAE} is asserted and updated on the rising edge of RCLK only and not WCLK. Similarly, \overline{PAF} is asserted and updated on the rising edge of WCLK only and not RCLK. The desired mode is configured during master reset by the state of the programmable-flag mode (PFM) pin.

The retransmit function allows data to be reread from the FIFO more than once. A low on the $\overline{\text{RT}}$ input during a rising RCLK edge initiates a retransmit operation by setting the read pointer to the first location of the memory array. Zero-latency retransmit timing mode can be selected using the retransmit timing mode (RM). During master reset, a low on RM selects zero-latency retransmit. A high on RM during master reset selects normal latency.

If zero-latency retransmit operation is selected, the first data word to be retransmitted is placed on the output register with respect to the same RCLK edge that initiated the retransmit, if \overline{RT} is low.

During master reset ($\overline{\text{MRS}}$), the functions for all the operating modes are programmed. These include FWFT or standard timing, input bus width, output bus width, big endian or little endian, retransmit mode, programmable-flag operating and programming method, programmable-flag default offsets, and interspersed parity select. The read and write pointers are set to the first location of the FIFO. Then, based on the selected timing mode, $\overline{\text{EF}}$ is set low or $\overline{\text{OR}}$ is set high and $\overline{\text{FF}}$ is set high or $\overline{\text{IR}}$ is set low. Also, $\overline{\text{PAE}}$ is set low, $\overline{\text{PAF}}$ is set high, and $\overline{\text{HF}}$ is set high. The Q outputs are set low.

Partial reset (PRS) also sets the read and write pointers to the first location of the memory. However, the timing mode, programmable-flag programming method, default or programmed offset settings, input and output bus widths, big endian/little endian, interspersed parity select, and retransmit mode (existing before partial reset is asserted) remain unchanged. The flags are updated according to the timing mode and offsets in effect. PRS is useful for resetting a device in mid-operation when reprogramming programmable flags and other functions would be undesirable.






Figure 1. Single-Device-Configuration Signal Flow

description/ordering information (continued)

A big-endian/little-endian data word format is provided. This function is useful when data is written into the FIFO in long-word (\times 18) format and read out of the FIFO in small-word (\times 9) format. If big-endian mode is selected, the most significant byte (MSB) (word) of the long word written into the FIFO is read out of the FIFO first, followed by the least-significant byte (LSB). If little-endian format is selected, the LSB of the long word written into the FIFO is read out first, followed by the MSB. The mode desired is configured during master reset by the state of the big-endian/little-endian ($\overline{\rm BE}$) pin.

The interspersed/noninterspersed parity (IP) bit function allows the user to select the parity bit in the word loaded into the parallel port (D0–Dn) when programming the flag offsets. If interspersed-parity mode is selected, the FIFO assumes that the parity bit is located in bit position D8 during the parallel programming of the flag offsets. If noninterspersed-parity mode is selected, D8 is assumed to be a valid bit and D16 and D17 are ignored. IP mode is selected during master reset by the state of the IP input pin. This mode is relevant only when the input width is set to \times 18 mode.

The SN74V263, SN74V273, SN74V283, and SN74V293 are fabricated using TI's high-speed submicron CMOS technology.

For more information on this device family, see the following application reports:

- Interfacing TI High-Speed External FIFOs With TI DSP Via DSPs' External Memory Interface (EMIF) (literature number SPRA534)
- Interfacing TI High-Speed External FIFOs With TI DSP Via DSPs' Expansion Bus (XBus) (literature number SPRA547)



SN74V263-EP, SN74V273-EP, SN74V283-EP, SN74V293-EP 8192 \times 18, 16384 \times 18, 32768 \times 18, 65536 \times 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES SCAS695A – JUNE 2003 – REVISED JUNE 2003

Table 1. Bus-Matching Configuration Modes

IW	ow	WRITE PORT WIDTH	READ PORT WIDTH
L	L	×18	×18
L	Н	×18	×9
Н	L	×9	×18
Н	Н	×9	×9

Terminal Functions

TERMINAL NAME	1/0	DESCRIPTION
BE	I	Big endian/little endian. During master reset, a low on BE selects big-endian operation. A high on BE during master reset selects little-endian format.
D0-D17	I	Data inputs. Data inputs for an 18- or 9-bit bus. When in 18-bit mode, D0–D17 are used. When in 9-bit mode, D0–D8 are used, and the unused inputs (D9–D17) should be tied low.
EF/OR	0	Empty flag/output ready. In FWFT mode, the $\overline{\text{OR}}$ function is selected. $\overline{\text{OR}}$ indicates whether there is valid data available at the outputs. In the standard mode, the $\overline{\text{EF}}$ function is selected. $\overline{\text{EF}}$ indicates whether the FIFO memory is empty.
FF/IR	0	Full flag/input ready. In FWFT mode, the IR function is selected. IR indicates whether there is space available for writing to the FIFO memory. In standard mode, the FF function is selected. FF indicates whether the FIFO memory is full.
FSEL0	I	Flag-select bit 0. During master reset, FSEL0, along with FSEL1 and LD, selects the default offset values for PAE and PAF. Up to eight possible settings are available.
FSEL1	I	Flag-select bit 1. During master reset, FSEL1, along with FSEL0 and LD, selects the default offset values for PAE and PAF. Up to eight possible settings are available.
FWFT/SI	I	First-word fall-through/serial in. During master reset, FWFT/SI selects FWFT or standard mode. After master reset, FWFT/SI functions as a serial input for loading offset registers.
HF	0	Half-full flag. HF indicates whether the FIFO memory is more or less than half full.
IP	I	Interspersed parity. During master reset, a low on IP selects noninterspersed-parity mode. A high on IP selects interspersed-parity mode.
IW	I	Input width. IW selects the bus width of the write port. During master reset, when IW is low, the write port is configured with a ×18 bus width. If IW is high, the write port is a ×9 bus width.
LD	I	Load. This is a dual-purpose pin. During master reset, the state of the LD input, along with FSEL0 and FSEL1, determines one of eight default offset values for the PAE and PAF flags, along with the method by which these offset registers can be programmed, parallel or serial (see Table 2). After master reset, LD enables writing to and reading from the offset registers.
MRS	I	Master reset. MRS initializes the read and write pointers to zero and sets the output register to all zeroes. During master reset, the FIFO is configured for either FWFT or standard mode, bus-matching configurations, one of eight programmable-flag default settings, serial or parallel programming of the offset settings, big-endian/little-endian format, zero- or normal-latency retransmit, interspersed parity, and synchronous versus asynchronous programmable-flag timing modes.
ŌE	I	Output enable. OE controls the output impedance of Qn.
ow	I	Output width. OW selects the bus width of the read port. During master reset, when OW is low, the read port is configured with a \times 18 bus width. If OW is high, the read port is a \times 9 bus width.
PAE	0	Programmable almost-empty flag. PAE goes low if the number of words in the FIFO memory is less than or equal to offset n, which is stored in the empty offset register. PAE goes high if the number of words in the FIFO memory is greater than offset n. Add one if PAE is in FWFT mode.
PAF	0	Programmable almost-full flag. PAF goes high if the number of free locations in the FIFO memory is more than offset m, which is stored in the full offset register. PAF goes low if the number of free locations in the FIFO memory is less than or equal to m.



Terminal Functions (Continued)

TERMINAL NAME	1/0	DESCRIPTION
PFM	ı	Programmable-flag mode. During master reset, a low on PFM selects asynchronous programmable-flag timing mode. A high on PFM selects synchronous programmable-flag timing mode.
PRS	I	Partial reset. PRS initializes the read and write pointers to zero and sets the output register to all zeroes. During partial reset, the existing mode (standard or FWFT), programming method (serial or parallel), and programmable-flag settings, input and output bus widths, big/little endian, interspersed parity select, and retransmit mode are all retained.
Q0-Q17	0	Data outputs. Data outputs for a 18- or 9-bit bus. When in 18-bit mode, Q0–Q17 are used and when in 9-bit mode, Q0–Q8 are used, and the unused outputs, Q9–Q17 should not be connected. Outputs are not 5-V tolerant regardless of the state of OE.
RCLK	ı	Read clock. When enabled by REN, the rising edge of RCLK reads data from the FIFO memory and offsets from the programmable registers.
REN	I	Read enable. REN enables RCLK for reading data from the FIFO memory and offset registers.
RM	ı	Retransmit latency mode. During master reset, a low on RM selects zero-latency retransmit timing mode. A high on RM selects normal-latency mode.
RT	ı	Retransmit. $\overline{\text{RT}}$ asserted on the rising edge of RCLK initializes the READ pointer to zero, sets the $\overline{\text{EF}}$ flag to low ($\overline{\text{OR}}$ to high in FWFT mode) and does not disturb the write pointer, programming method, existing timing mode, or programmable flag settings. $\overline{\text{RT}}$ is useful to reread data starting from the first physical location of the FIFO.
SEN	ı	Serial enable. SEN enables serial loading of programmable flag offsets.
WCLK	ı	Write clock. When enabled by WEN, the rising edge of WCLK writes data into the FIFO and offsets into the programmable registers for parallel programming and, when enabled by SEN, the rising edge of WCLK writes one bit of data into the programmable register for serial programming.
WEN	Ī	Write enable. WEN enables WCLK for writing data into the FIFO memory and offset registers.

detailed description

inputs

data in (D0-Dn)

Data inputs for 18-bit-wide data (D0-D17) or data inputs for 9-bit-wide data (D0-D8).

controls

master reset (MRS)

A master reset is accomplished when the MRS input is taken to a low state. This operation sets the internal read and write pointers to the first location of the RAM array. PAE goes low, PAF goes high, and HF goes high.

If FWFT/SI is high, the FWFT mode, along with \overline{IR} and \overline{OR} , is selected. \overline{OR} goes high and \overline{IR} goes low. If FWFT/SI is low during master reset, the standard mode, along with \overline{EF} and \overline{FF} , is selected. \overline{EF} goes low and \overline{FF} goes high.

All control settings, such as OW, IW, BE, RM, PFM, and IP, are defined during the master reset cycle.

During a master reset, the output register is initialized to all zeroes. A master reset is required after power up, before a write operation can take place. MRS is asynchronous.

See Figure 5 for timing information.



SCAS695A - JUNE 2003 - REVISED JUNE 2003

partial reset (PRS)

A partial reset is accomplished when the \overline{PRS} input is taken to a low state. As in the case of the master reset, the internal read and write pointers are set to the first location of the RAM array, \overline{PAE} goes low, \overline{PAF} goes high, and \overline{HF} goes high.

Whichever mode is active at the time of partial reset remains selected (FWFT or standard mode). If FWFT mode is active, \overline{OR} goes high and \overline{IR} goes low. If the standard mode is active, \overline{FF} goes high and \overline{EF} goes low.

Following partial reset, all values held in the offset registers remain unchanged. The programming method (parallel or serial) active at the time of partial reset also is retained. The output register is initialized to all zeroes. PRS is asynchronous.

A partial reset is useful for resetting the device during operation, when reprogramming programmable-flag offset settings might not be convenient.

See Figure 6 for timing information.

retransmit (RT)

The retransmit operation allows previously read data to be accessed again. There are two modes of retransmit operation: normal latency and zero latency. There are two stages to retransmit. The first stage is a setup procedure that resets the read pointer to the first location of memory. The second stage is the actual retransmit, which consists of reading out the memory contents, starting at the beginning of the memory.

Retransmit setup is initiated by holding \overline{RT} low during a rising RCLK edge. \overline{REN} and \overline{WEN} must be high before RCLK rises when \overline{RT} is low. When zero latency is used, \overline{REN} need not be high before RCLK rises while \overline{RT} is low.

If FWFT mode is selected, the FIFO marks the beginning of the retransmit setup by setting \overline{OR} high. During this period, the internal read pointer is set to the first location of the RAM array.

When $\overline{\text{OR}}$ goes low, retransmit setup is complete; at the same time, the contents of the first location appear on the outputs. Because FWFT mode is selected, the first word appears on the outputs and no low on $\overline{\text{REN}}$ is necessary. Reading all subsequent words requires a low on $\overline{\text{REN}}$ to enable the rising edge of RCLK.

See Figure 12 for timing information.

If standard mode is selected, the FIFO marks the beginning of the retransmit setup by setting $\overline{\text{EF}}$ low. The change in level is noticeable only if $\overline{\text{EF}}$ was high before setup. During this period, the internal read pointer is initialized to the first location of the RAM array.

When $\overline{\mathsf{EF}}$ goes high, retransmit setup is complete and read operations can begin, starting with the first location in memory. Since standard mode is selected, every word read, including the first word following retransmit setup, requires a low on $\overline{\mathsf{REN}}$ to enable the rising edge of RCLK.

See Figure 11 for timing information.

In retransmit operation, the zero-latency mode can be selected using the retransmit latency mode (RM) pin during a master reset. This can be applied to the standard mode and the FWFT mode.

retransmit latency mode (RM)

A zero-latency retransmit timing mode can be selected using RM. During master reset, a low on RM selects zero-latency retransmit. A high on RM during master reset selects normal latency.

If zero-latency retransmit operation is selected, the first data word to be retransmitted is placed on the output register with respect to the same RCLK edge that initiated the retransmit based on \overline{RT} being low.

See Figures 13 and 14 for timing information.



SCAS695A - JUNE 2003 - REVISED JUNE 2003

first-word fall-through/serial in (FWFT/SI)

FWFT/SI is a dual-purpose pin. During master reset, the state of the FWFT/SI input determines whether the device operates in FWFT mode or standard mode.

If, at the time of master reset, FWFT/SI is high, FWFT mode is selected. This mode uses \overline{OR} to indicate whether there is valid data at the data outputs (Qn). It also uses \overline{IR} to indicate whether the FIFO memory has any free space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to Qn after three RCLK rising edges; \overline{REN} = low is not necessary. Subsequent words must be accessed using \overline{REN} and RCLK.

If, at the time of master reset, FWFT/SI is low, standard mode is selected. This mode uses $\overline{\text{EF}}$ to indicate whether there are any words present in the FIFO memory. It also uses the $\overline{\text{FF}}$ to indicate whether the FIFO memory has any free space for writing. In standard mode, every word read from the FIFO, including the first, must be requested using $\overline{\text{REN}}$ and RCLK.

After master reset, FWFT/SI acts as a serial input for loading PAE and PAF offsets into the programmable registers. The serial input function can be used only when the serial loading method is selected during master reset. Serial programming using the FWFT/SI pin functions the same way in both FWFT and standard modes.

write clock (WCLK)

A write cycle is initiated on the rising edge of the WCLK input. Data setup and hold times must be met, with respect to the low-to-high transition of WCLK. It is permissible to stop WCLK. Note that while WCLK is idle, the FF/IR, PAF, and HF flags are not updated. (WCLK is capable only of updating the HF flag to low.) The write and read clocks can be either independent or coincident.

write enable (WEN)

When WEN is low, data can be loaded into the FIFO RAM array on the rising edge of every WCLK cycle if the device is not full. Data is stored in the RAM array sequentially and independently of any ongoing read operation.

When WEN is high, no new data is written in the RAM array on each WCLK cycle.

To prevent data overflow in the FWFT mode, \overline{IR} goes high, inhibiting further write operations. After completion of a valid read cycle, \overline{IR} goes low, allowing a write to occur. The \overline{IR} flag is updated by two WCLK cycles + t_{sk} after the valid RCLK cycle.

To prevent data overflow in the standard mode, \overline{FF} goes low, inhibiting further write operations. After completion of a valid read cycle, \overline{FF} goes high, allowing a write to occur. The \overline{FF} is updated by two WCLK cycles + t_{SK} after the RCLK cycle.

 $\overline{\text{WEN}}$ is ignored when the FIFO is full in either FWFT or standard modes.

read clock (RCLK)

A read cycle is initiated on the rising edge of the RCLK input. Data can be read on the outputs, on the rising edge of the RCLK input. It is permissible to stop RCLK. While RCLK is idle, the $\overline{\text{EF}/\text{OR}}$, $\overline{\text{PAE}}$ and $\overline{\text{HF}}$ flags are not updated. RCLK is capable only of updating the $\overline{\text{HF}}$ flag to high. The write and read clocks can be independent or coincident.



SCAS695A - JUNE 2003 - REVISED JUNE 2003

read enable (REN)

When REN is low, data is loaded from the RAM array into the output register on the rising edge of every RCLK cycle, if the device is not empty.

When REN is high, the output register holds the previous data, and no new data is loaded into the output register. The data outputs Q0–Qn maintain the previous data value.

In the FWFT mode, the first word written to an empty FIFO automatically goes to the outputs Qn on the third valid low-to-high transition of RCLK + t_{sk} after the first write. \overline{REN} does not need to be asserted low. To access all other words, a read must be executed using \overline{REN} . The RCLK low-to-high transition after the last word has been read from the FIFO, \overline{OR} goes high with a true read (RCLK with \overline{REN} = low), inhibiting further read operations. \overline{REN} is ignored when the FIFO is empty.

In the standard mode, every word accessed at Qn, including the first word written to an empty FIFO, must be requested using $\overline{\text{REN}}$. When the last word has been read from the FIFO, $\overline{\text{EF}}$ goes low, inhibiting further read operations. $\overline{\text{REN}}$ is ignored when the FIFO is empty. Once a write is performed, $\overline{\text{EF}}$ goes high, allowing a read to occur. The $\overline{\text{EF}}$ flag is updated by two RCLK cycles + t_{Sk} after the valid WCLK cycle.

serial enable (SEN)

The $\overline{\text{SEN}}$ input is an enable used only for serial programming of the offset registers. The serial programming method must be selected during master reset. $\overline{\text{SEN}}$ always is used with $\overline{\text{LD}}$. When these lines are both low, data at the SI input can be loaded into the program register, with one bit for each low-to-high transition of WCLK.

When $\overline{\text{SEN}}$ is high, the programmable registers retain the previous settings and no offsets are loaded. $\overline{\text{SEN}}$ functions the same way in FWFT and standard modes.

output enable (\overline{OE})

When \overline{OE} is asserted (low), the parallel output buffers receive data from the output register. When \overline{OE} is high, the output data bus (Qn) goes into the high-impedance state.

load (\overline{LD})

 $\overline{\text{LD}}$ is a dual-purpose pin. During master reset, the state of the $\overline{\text{LD}}$ input, along with FSEL0 and FSEL1, determines one of eight default offset values for the $\overline{\text{PAE}}$ and $\overline{\text{PAF}}$ flags, along with the method by which these offset registers can be programmed, parallel or serial (see Table 2). After master reset, $\overline{\text{LD}}$ enables write operations to and read operations from the offset registers. Only the offset loading method currently selected can be used to write to the registers. Offset registers can be read only in parallel.

After master reset, \overline{LD} is used to activate the programming process of the flag offset values \overline{PAE} and \overline{PAF} . Pulling \overline{LD} low begins a serial loading, or a parallel load, or a read of these offset values.

input width (IW)/output width (OW) bus matching

IW and OW define the input and output bus widths. During master reset, the state of these pins is used to configure the device bus sizes (see Table 1 for control settings). All flags operate based on the word/byte size boundary, as defined by the selection of the widest input or output bus width.

big endian/little endian (BE)

During master reset, a low on \overline{BE} selects big-endian operation. A high on \overline{BE} during master reset selects little-endian format. This function is useful when data is written into the FIFO in word format (×18) and read out of the FIFO in word format (×18) or byte format (×9). If big-endian mode is selected, the MSB of the word written into the FIFO is read out of the FIFO first, followed by the LSB. If little-endian format is selected, the LSB of the word written into the FIFO is read out first, followed by the MSB. The desired mode is configured during master reset by the state of the \overline{BE} .

See Figure 4 for the byte arrangement.



SCAS695A - JUNE 2003 - REVISED JUNE 2003

programmable-flag mode (PFM)

During master reset, a low on PFM selects asynchronous programmable-flag timing mode. A high on PFM selects synchronous programmable-flag timing mode. If asynchronous PAF/PAE configuration is selected (PFM low during MRS), PAE is asserted low on the low-to-high transition of RCLK. PAE is reset to high on the low-to-high transition of WCLK, Similarly, PAF is asserted low on the low-to-high transition of WCLK, and PAF is reset to high on the low-to-high transition of RCLK.

If the synchronous $\overline{PAE}/\overline{PAF}$ configuration is selected (PFM high during \overline{MRS}), \overline{PAE} is asserted and updated on the rising edge of RCLK only, and not WCLK. Similarly, \overline{PAF} is asserted and updated on the rising edge of WCLK only, and not RCLK. The mode desired is configured during master reset by the state of PFM.

interspersed parity (IP)

During master reset, a low on IP selects noninterspersed-parity mode. A high selects interspersed-parity mode. The IP bit function allows the user to select the parity bit in the word loaded into the parallel port (D0–Dn) when programming the flag offsets. If interspersed-parity mode is selected, the FIFO assumes that the parity bit is located in bit positions D8 and D17 during the parallel programming of the flag offsets and, therefore, ignores D8 when loading the offset register in parallel mode. This also is applied to the output register when reading the value of the offset register. If interspersed parity is selected, output Q8 is invalid. If noninterspersed-parity mode is selected, D16 and D17 are the parity bits and are ignored during parallel programming of the offsets (D8 becomes a valid bit). Additionally, output Q8 becomes a valid bit when performing a read of the offset register. Interspersed-parity mode is selected during master reset by state of IP.

outputs

full flag/input ready (FF/IR)

 $\overline{\text{FI/IR}}$ is a dual-purpose pin. In FWFT mode, the $\overline{\text{IR}}$ function is selected. $\overline{\text{IR}}$ goes low when memory space is available for writing in data. When there is no longer any free space left, $\overline{\text{IR}}$ goes high, inhibiting further write operations. If no reads are performed after a reset (either $\overline{\text{MRS}}$ or $\overline{\text{PRS}}$), $\overline{\text{IR}}$ goes high after D writes to the FIFO. If ×18 input or ×18 output bus width is selected, D = 8193 for the SN74V263, D = 16385 for the SN74V273, D = 32769 for the SN74V283, and D = 65537 for the SN74V293. If both ×9 input and ×9 output bus widths are selected, D = 16385 for the SN74V263, D = 32769 for the SN74V273, D = 65537 for the SN74V283, and D = 131073 for the SN74V293.

See Figure 9 for timing information.

In standard mode, the $\overline{\text{FF}}$ function is selected. When the FIFO is full, $\overline{\text{FF}}$ goes low, inhibiting further write operations. When $\overline{\text{FF}}$ is high, the FIFO is not full. If no reads are performed after a reset (either $\overline{\text{MRS}}$ or $\overline{\text{PRS}}$), $\overline{\text{FF}}$ goes low after D writes to the FIFO. If ×18 input or ×18 output bus width is selected, D = 8192 for the SN74V263, D = 16384 for the SN74V273, D = 32768 for the SN74V283, and D = 65536 for the SN74V293. If both ×9 input and ×9 output bus widths are selected, D = 16384 for the SN74V263, D = 32768 for the SN74V273, D = 65536 for the SN74V283, and D = 131072 for the SN74V293.

See Figure 7 for timing information.

The \overline{IR} status not only measures the contents of the FIFO memory, but also counts the presence of a word in the output register. Thus, in FWFT mode, the total number of writes necessary to deassert \overline{IR} is one greater than needed to assert \overline{FF} in standard mode.

FF/IR is synchronous and updated on the rising edge of WCLK. FF/IR are double register-buffered outputs.



SCAS695A - JUNE 2003 - REVISED JUNE 2003

empty flag/output ready (EF/OR)

 $\overline{\text{EF}/\text{OR}}$ is a dual-purpose pin. In FWFT mode, the $\overline{\text{OR}}$ function is selected. $\overline{\text{OR}}$ goes low at the same time that the first word written to an empty FIFO appears valid on the outputs. $\overline{\text{OR}}$ stays low after the RCLK low-to-high transition that shifts the last word from the FIFO memory to the outputs. $\overline{\text{OR}}$ goes high only with a true read (RCLK with $\overline{\text{REN}}$ = low). The previous data stays at the outputs, indicating the last word was read. Further data reads are inhibited until $\overline{\text{OR}}$ goes low again.

See Figure 10 for timing information.

In the standard mode, the $\overline{\text{EF}}$ function is selected. When the FIFO is empty, $\overline{\text{EF}}$ goes low, inhibiting further read operations. When $\overline{\text{EF}}$ is high, the FIFO is not empty.

See Figure 8 for timing information.

EF/OR is synchronous and updated on the rising edge of RCLK.

In FWFT mode, \overline{OR} is a triple register-buffered output. In standard mode, \overline{EF} is a double register-buffered output.

programmable almost-full flag (PAF)

 \overline{PAF} goes low when the FIFO reaches the almost-full condition. In FWFT mode, if ×18 input or ×18 output bus width is selected, \overline{PAF} goes low after (8193 – m) writes for the SN74V263, (16385 – m) writes for the SN74V273, (32769 – m) writes for the SN74V283, and (65537 – m) writes for the SN74V293. If both ×9 input and ×9 output bus widths are selected, \overline{PAF} goes low after (16385 – m) writes for the SN74V263, (32769 – m) writes for the SN74V273, (65537 – m) writes for the SN74V283, and (131073 – m) writes for the SN74V293. The offset m is the full offset value. The default setting for this value is shown in Table 2.

In standard mode, if no reads are performed after \overline{MRS} , \overline{PAF} goes low after (D-m) words are written to the FIFO. If $\times 18$ input or $\times 18$ output bus width is selected, (D-m)=(8192-m) writes for the SN74V263, (16384-m) writes for the SN74V273, (32768-m) writes for the SN74V283, and (65536-m) writes for the SN74V293. If both $\times 9$ input and $\times 9$ output bus widths are selected, (D-m)=(16384-m) writes for the SN74V263, (32768-m) writes for the SN74V283, and (131072-m) writes for the SN74V293. The offset m is the full offset value. The default setting for this value is shown in Table 2.

See Figure 18 for timing information.

If asynchronous \overline{PAF} configuration is selected, the \overline{PAF} is asserted low on the low-to-high transition of WCLK. \overline{PAF} is reset to high on the low-to-high transition of RCLK. If synchronous \overline{PAF} configuration is selected, the \overline{PAF} is updated on the rising edge of WCLK (see Figure 20).

programmable almost-empty flag (PAE)

 \overline{PAE} goes low when the FIFO reaches the almost-empty condition. In FWFT mode, \overline{PAE} goes low when there are n + 1 words, or fewer, in the FIFO. The default setting for this value is shown in Table 2.

In standard mode, \overline{PAE} goes low when there are n words, or fewer, in the FIFO. The offset n is the empty offset value. The default setting for this value is shown in Table 2.

See Figure 19 for timing information.

If asynchronous PAE configuration is selected, PAE is asserted low on the low-to-high transition of the read clock (RCLK). PAE is reset to high on the low-to-high transition of the write clock (WCLK). If synchronous PAE configuration is selected, PAE is updated on the rising edge of RCLK.

See Figure 21 for timing information.



SCAS695A - JUNE 2003 - REVISED JUNE 2003

half-full flag (HF)

The $\overline{\text{HF}}$ output indicates a half-full FIFO. The rising WCLK edge that fills the FIFO beyond half-full sets $\overline{\text{HF}}$ low. The flag remains low until the difference between the write and read pointers becomes less than or equal to half of the total depth of the device. The rising RCLK edge that accomplishes this condition sets $\overline{\text{HF}}$ high.

In FWFT mode, if no reads are performed after reset (\overline{MRS} or \overline{PRS}), \overline{HF} goes low after [(D - 1)/2] + 2 writes to the FIFO. If ×18 input or ×18 output bus width is selected, D = 8193 for the SN74V263, D = 16385 for the SN74V273, D = 32769 for the SN74V283, and D = 65537 for the SN74V293. If both ×9 input and ×9 output bus widths are selected, D = 16385 for the SN74V263, D = 32769 for the SN74V273, D = 65537 for the SN74V283, and D = 131073 for the SN74V293.

In standard mode, if no reads are performed after reset (\overline{MRS} or \overline{PRS}), \overline{HF} goes low after (D/2) + 1 writes to the FIFO. If $\times 18$ input or $\times 18$ output bus width is selected, D = 8192 for the SN74V263, D = 16384 for the SN74V273, D = 32768 for the SN74V283, and D = 65536 for the SN74V293. If both $\times 9$ input and $\times 9$ output bus widths are selected, D = 16384 for the SN74V263, D = 32768 for the SN74V273, D = 65536 for the SN74V283, and D = 131072 for the SN74V293.

See Figure 22 for timing information. Because $\overline{\text{HF}}$ is updated by both RCLK and WCLK, it is considered asynchronous.

data outputs (Q0-Qn)

Q0-Q17 are data outputs for 18-bit-wide data or Q0-Q8 are data outputs for 9-bit-wide data.



SCAS695A - JUNE 2003 - REVISED JUNE 2003

absolute maximum ratings over operating case temperature range (unless otherwise noted)†

Terminal voltage range with respect to GND, V _{TERM}	
Continuous output current, $I_O(V_O = 0 \text{ to } V_{CC})$	±50 mA
Storage temperature range, T _{stq}	–55°C to 125°C

recommended operating conditions‡

		MIN	TYP	MAX	UNIT
Vcc	Supply voltage (see Note 1)	3.15	3.3	3.45	V
GND	Supply voltage	0	0	0	V
VIH	High-level input voltage (see Note 2)	2		5.5	V
\vee_{IL}	Low-level input voltage			8.0	V
T _C	Operating case temperature (see Note 3)	- 55		125	°C

[‡] Long term high-temperature storage and/or extended use at maximum recommended operating conditions may result in a reduction of overall device life. See http://www.ti.com/ep_quality for additional information on enhanced plastic packaging.

- NOTES: 1. $V_{CC} = 3.3 \text{ V} \pm 0.15 \text{ V}$, JESD8-A compliant
 - 2. Outputs are not 5-V tolerant.
 - 3. For derating information, please refer to http://www.ti.com/ep_quality.

electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS						
Voн	$I_{OH} = -2 \text{ mA}$		2.4		V			
VOL	I _{OL} = 8 mA			0.4	V			
IĮ	$V_I = 0.4 \text{ V to } V_{CC}$	$_{\rm I}$ = 0.4 V to V _{CC}						
loz	OE ≥ V _{IH} ,	$V_O = 0.4 \text{ V to } V_{CC}$		±10	μΑ			
ICC1	×9 input to ×9 output,	See Notes 3, 4, and 5		30	mA			
I _{CC2}	\times 18 input to \times 18 output,	See Notes 3, 4, and 5		35	mA			
I _{CC3}	Standby,	See Notes 3 and 6		15	mA			
C _{IN}	$V_{I} = 0,$	$T_C = 25^{\circ}C$, $f = 1 \text{ MHz}$		10	pF			
COUT	$V_{O} = 0,$	$T_C = 25^{\circ}C$, $f = 1 \text{ MHz}$, Output deselected $(\overline{OE} \ge V_{IH})$		10	pF			

NOTES: 4. Tested with outputs open (I_{OUT} = 0)

- 5. RCLK and WCLK switch at 20 MHz and data inputs switch at 10 MHz.
- 6. For ×18 bus widths, typical I_{CC2} = 5 + f_S + 0.02 × C_L × f_S (in mA); for ×9 bus widths, typical I_{CC1} = 5 + 0.775 f_S + 0.02 × C_L × f_S (in mA). These equations are valid under the following conditions:

 $V_{CC} = 3.3 \text{ V}$, $T_{C} = 25^{\circ}\text{C}$, $f_{S} = \text{WCLK}$ frequency = RCLK frequency (in MHz, using TTL levels), data switching at $f_{S}/2$, $C_{L} = \text{capacitive load}$ (in pF).

7. All inputs = $(V_{CC} - 0.2 \text{ V})$ or (GND + 0.2 V), except RCLK and WCLK, which switch at 20 MHz.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

timing requirements over recommended ranges of supply voltage and operating case temperature (see Figure 2 through Figure 22) $\!^\dagger$


fclock Clock cycle frequency 133 MHz IA Data access time 2 5 ns ICLK Clock cycle time 7.5 ns ICLKH Clock high time 3.5 ns ICLKL Clock low time 3.5 ns IDS Data setup time 2.5 ns IDH Data hold time 0.5 ns IENS Enable setup time 2.5 ns IENS Enable hold time 0.5 ns ILDS Load setup time 3.5 ns ILDB Load setup time 0.5 ns IRS Reset pulse duration [‡] 10 ns IRSS Reset pulse duration [‡] 10 ns IRSS Reset recovery time 15 ns IRSS Reset recovery time 15 ns IRSF Reset to flag and output time 3.5 ns IRSF Reset to graph time 3.5 ns IRS			SN74V2 SN74V2 SN74V2 SN74V2	UNIT	
tA Data access time 2 5 ns tCLK Clock cycle time 7.5 ns tCLKH Clock high time 3.5 ns tCLKL Clock low time 3.5 ns tDS Data setup time 2.5 ns tDH Data hold time 0.5 ns tENS Enable setup time 2.5 ns tENH Enable hold time 0.5 ns tLDS Load setup time 3.5 ns tLDS Load setup time 3.5 ns tLDH Load hold time 0.5 ns tRS Reset pulse duration‡ 10 ns tRS Reset pulse duration‡ 10 ns tRSS Reset pulse duration‡ 10 ns tRSS Reset pulse duration‡ 10 ns tRSS Reset to flag and output time 15 ns tRSF Reset to flag and output time 3.5 ns tQLZ </th <th></th> <th></th> <th>MIN</th> <th>MAX</th> <th></th>			MIN	MAX	
tCLK Clock cycle time 7.5 ns tCLKH Clock high time 3.5 ns tCLKL Clock low time 3.5 ns tDS Data setup time 2.5 ns tDH Data hold time 0.5 ns tENS Enable setup time 2.5 ns tENH Enable hold time 0.5 ns tLDH Load setup time 3.5 ns tLDH Load hold time 0.5 ns tRS Reset pulse duration [‡] 10 ns tRSS Reset pulse duration [‡] 10 ns tRSS Reset recovery time 15 ns tRSR Reset recovery time 15 ns tRSR Reset to flag and output time 3.5 ns tQLZ Output enable to output in low impedance 0 ns tQLZ Output enable to output valid 2 6 ns tQE Output enable to output in high impedance 2	fclock	Clock cycle frequency		133	MHz
tCLKH Clock high time 3.5 ns tCLKL Clock low time 3.5 ns tDS Data setup time 2.5 ns tDH Data hold time 0.5 ns tENS Enable setup time 2.5 ns tENH Enable hold time 0.5 ns tENH Enable hold time 0.5 ns tLDB Load setup time 3.5 ns tLDH Load hold time 0.5 ns tRS Reset pulse duration [‡] 10 ns tRSS Reset setups time 15 ns tRSS Reset recovery time 15 ns tRSR Reset to flag and output time 15 ns tRSF Reset to output time 3.5 ns tQLZ Output enable to output in low impedance 0 ns tQE Output enable to output valid 2 6 ns tQE Output enable to output in high impedance 2 6<	^t A	Data access time	2	5	ns
tCLKL Clock low time 3.5 ns tDS Data setup time 2.5 ns tDH Data hold time 0.5 ns tENS Enable setup time 2.5 ns tENH Enable bold time 0.5 ns tLDS Load setup time 3.5 ns tLDH Load hold time 0.5 ns tRS Reset pulse duration [‡] 10 ns tRSS Reset stup time 15 ns tRSF Reset to flag and output time 15 ns tRSF Reset to gard output im 15 ns tRTS Retransmit setup time 3.5 ns tOLZ Output enable to output in low impedance 0 ns tOE Output enable to output in low impedance 2 6	^t CLK	Clock cycle time	7.5		ns
tDS Data setup time 2.5 ns tDH Data hold time 0.5 ns tENS Enable setup time 2.5 ns tENH Enable hold time 0.5 ns tLDS Load setup time 3.5 ns tLDH Load hold time 0.5 ns tRS Reset pulse duration‡ 10 ns tRSS Reset setup time 15 ns tRSS Reset recovery time 10 ns tRSF Reset to flag and output time 15 ns tRTS Retransmit setup time 3.5 ns tQLZ Output enable to output in low impedance 3.5 ns tOLZ Output enable to output valid 2 6 ns tOHZ Output enable to output in high impedance 2 6 ns tOHZ Output enable to output in high impedance 2 6 ns tWFF Write clock to FF or IR 5 ns tPAFAS <td>^tCLKH</td> <td>Clock high time</td> <td>3.5</td> <td></td> <td>ns</td>	^t CLKH	Clock high time	3.5		ns
TOH Data hold time 0.5 ns tENS Enable setup time 2.5 ns tENH Enable hold time 0.5 ns t_DS Load setup time 3.5 ns t_DH Load hold time 0.5 ns tRS Reset pulse duration‡ 10 ns tRSS Reset recovery time 15 ns tRSR Reset recovery time 10 ns tRSF Reset to flag and output time 15 ns tRSF Reset to flag and output time 3.5 ns tQLZ Output enable to output in low impedance 0 ns tQLZ Output enable to output valid 2 6 ns tQHE Write clock to Fe or IR 5	tCLKL	Clock low time	3.5		ns
EINS Enable setup time 2.5 ns tENH Enable hold time 0.5 ns t_DS Load setup time 3.5 ns t_DH Load hold time 0.5 ns t_RS Reset pulse duration [‡] 10 ns t_RS Reset pulse duration [‡] 10 ns t_RS Reset setup time 15 ns t_RSR Reset recovery time 10 ns t_RSR Reset to flag and output time 15 ns t_RSF Reset to flag and output time 15 ns t_RSF Reset to flag and output time 15 ns t_RSF Reset to flag and output time 15 ns t_RSF Reset to flag and output time 15 ns t_RSF Reset to flag and output time 15 ns t_RSF Reset to flag and output time 15 ns t_RSF Reset to flag and output time 15 ns t_CDZ Output enable to output time	tDS	Data setup time	2.5		ns
tENH Enable hold time 0.5 ns t_DS Load setup time 3.5 ns t_DH Load hold time 0.5 ns tRS Reset pulse duration [‡] 10 ns tRS Reset pulse duration [‡] 10 ns tRS Reset to flag and output time 15 ns tRSF Reset to flag and output time 15 ns tRTS Retransmit setup time 3.5 ns tOLZ Output enable to output in low impedance 0 ns tOE Output enable to output valid 2 6 ns tOHZ Output enable to output in high impedance 2 6 ns tWFF Write clock to FF or IR 5 ns tREF Read clock to EF or OR 5 ns tPAFA Clock to asynchronous programmable almost-full flag 12.5 ns tPAEA Clock to synchronous programmable almost-empty flag 12.5 ns tPAES Read clock to synchronous programmable almost-emp	tDH	Data hold time	0.5		ns
tLDS Load setup time 3.5 ns tLDH Load hold time 0.5 ns tRS Reset pulse duration‡ 10 ns tRSS Reset pulse duration‡ 10 ns tRSS Reset setup time 15 ns tRSR Reset recovery time 10 ns tRSF Reset to flag and output time 15 ns tRTS Retransmit setup time 3.5 ns tOLZ Output enable to output in low impedance 0 ns tOE Output enable to output valid 2 6 ns tOHZ Output enable to output in high impedance 2 6 ns tWFF Write clock to FF or IR 5 ns tREF Read clock to EF or OR 5 ns tPAFA Clock to asynchronous programmable almost-full flag 12.5 ns tPAFS Write clock to synchronous programmable almost-empty flag 12.5 ns tPAES Read clock to synchronous programmable almost-empty flag 5 ns tPAES Read clock to half-full fla	^t ENS	Enable setup time	2.5		ns
tLDH Load hold time 0.5 ns tRS Reset pulse duration‡ 10 ns tRSS Reset pulse duration‡ 15 ns tRSS Reset setup time 15 ns tRSF Reset to flag and output time 15 ns tRTS Retransmit setup time 3.5 ns tOLZ Output enable to output in low impedance 0 ns tOE Output enable to output valid 2 6 ns tOHZ Output enable to output in high impedance 2 6 ns tWFF Write clock to FF or IR 5 ns tREF Read clock to EF or OR 5 ns tPAFA Clock to asynchronous programmable almost-full flag 12.5 ns tPAFS Write clock to synchronous programmable almost-empty flag 12.5 ns tPAES Read clock to synchronous programmable almost-empty flag 5 ns tPAES Read clock to synchronous programmable almost-empty flag 12.5 ns <th< td=""><td>^tENH</td><td>Enable hold time</td><td>0.5</td><td></td><td>ns</td></th<>	^t ENH	Enable hold time	0.5		ns
triangle the triangle duration triangle	tLDS	Load setup time	3.5		ns
tRSS Reset setup time 15 ns tRSR Reset recovery time 10 ns tRSF Reset to flag and output time 15 ns tRTS Retransmit setup time 3.5 ns tOLZ Output enable to output in low impedance 0 ns tOE Output enable to output valid 2 6 ns tOHZ Output enable to output in high impedance 2 6 ns tWFF Write clock to FF or IR 5 ns tREF Read clock to EF or OR 5 ns tPAFA Clock to asynchronous programmable almost-full flag 12.5 ns tPAFS Write clock to synchronous programmable almost-full flag 5 ns tPAEA Clock to asynchronous programmable almost-empty flag 12.5 ns tPAES Read clock to synchronous programmable almost-empty flag 5 ns tHF Clock to half-full flag 12.5 ns tsk1 Skew time between read clock and write clock for EF/OR and FF/IR 5	tLDH	Load hold time	0.5		ns
transk Reset recovery time 10 ns transk Reset to flag and output time 15 ns transk Retransmit setup time 3.5 ns toluz Output enable to output in low impedance 0 ns toe Output enable to output valid 2 6 ns tohz Output enable to output in high impedance 2 6 ns tohz Output enable to output in high impedance 2 6 ns twee Write clock to FF or IR 5 ns transk Read clock to EF or OR 5 ns transk Clock to asynchronous programmable almost-full flag 12.5 ns transk Write clock to synchronous programmable almost-full flag 5 ns transk Clock to asynchronous programmable almost-full flag 5 ns transk Clock to asynchronous programmable almost-empty flag 12.5 ns transk Read clock to synchronous programmable almost-empty flag 5 ns transk Read clock to synchronous programmable almost-empty flag 5 ns transk Read clock to synchronous programmable almost-empty flag 5 ns transk Reset recovery time 15 ns transk Reset recovery time 15 ns transk Reset to flag and output in high impedance 0 ns transk Write clock to asynchronous programmable almost-full flag 12.5 ns transk Reset recovery imag 15 ns transk Reset to flag and output in high impedance 0 ns transk Reset recovery imag 15 ns transk Reset recovery imag 15 ns transk Reset to flag and output in high impedance 0 ns transk Reset recovery imag 15 ns toluzion and new recovery imag 15 ns transk Reset recovery imag 15 ns toluzion and new re	tRS	Reset pulse duration [‡]	10		ns
transition Reset to flag and output time transition Retransmit setup time 3.5 ns toliz Output enable to output in low impedance toe Output enable to output valid tohz Output enable to output in high impedance transition Read clock to Froir R transition Read clock to Froir R tolick to asynchronous programmable almost-full flag tohat Clock to asynchronous programmable almost-full flag tohat Clock to asynchronous programmable almost-full flag transition Read clock to synchronous programmable almost-empty flag transition Read clock to synchronous programmable almost-empty flag the Clock to half-full flag the Clock to half-full flag tohat Reset to flag and output time 3.5 ns tohat Reset to flag and output time 3.5 ns tohat Reset to flag and output in low impedance 0 ns tohat Reset to flag and output in low impedance 0 ns tohat Reset to flag and output in low impedance 1 so ns tohat Reset to flag and output in low impedance 1 so ns tohat Reset to flag and output in low impedance 1 so ns tohat Reset to flag and output in low impedance 1 so ns tohat Reset to flag and output in low impedance 1 so ns tohat Reset to flag and output in low impedance 1 so ns tohat Reset to flag and output in low impedance 1 so ns tohat Reset to flag and output in low impedance 1 so ns tohat Reset to flag and output in low impedance 1 so ns tohat Reset to flag and output in low impedance 1 so ns tohat Reset to flag and tohat Research	tRSS	Reset setup time	15		ns
terms Retransmit setup time 3.5 ns toliz Output enable to output in low impedance 0 ns toe Output enable to output valid 2 6 ns tohiz Output enable to output in high impedance 2 6 ns tweether Write clock to FF or IR 5 ns treether Read clock to EF or OR 5 ns treether Read clock to asynchronous programmable almost-full flag 12.5 ns treether Write clock to asynchronous programmable almost-full flag 5 ns treether Read clock to asynchronous programmable almost-full flag 5 ns treether Read clock to synchronous programmable almost-full flag 5 ns treether Read clock to synchronous programmable almost-empty flag 5 ns treether Read clock to synchronous programmable almost-empty flag 5 ns treether Read clock to synchronous programmable almost-empty flag 5 ns treether Read clock to synchronous programmable almost-empty flag 5 ns treether Read clock to half-full flag 5 ns treether Read clock to half-full flag 5 ns treether Read clock to half-full flag 5 ns treether Read clock to synchronous programmable almost-empty flag 5 ns treether Read clock to synchronous programmable almost-empty flag 5 ns treether Read clock to synchronous programmable almost-empty flag 5 ns treether Read clock to synchronous programmable almost-empty flag 5 ns	tRSR	Reset recovery time	10		ns
toLz Output enable to output in low impedance 0 ns toE Output enable to output valid 2 6 ns toHz Output enable to output in high impedance 2 6 ns tWFF Write clock to FF or IR 5 ns tREF Read clock to EF or OR 5 ns tpAFA Clock to asynchronous programmable almost-full flag 12.5 ns tpAFA Write clock to synchronous programmable almost-full flag 5 ns tpAEA Clock to asynchronous programmable almost-full flag 5 ns tpAEA Clock to asynchronous programmable almost-empty flag 12.5 ns tpAEA Clock to asynchronous programmable almost-empty flag 5 ns tpAES Read clock to synchronous programmable almost-empty flag 5 ns tpAES Read clock to synchronous programmable almost-empty flag 5 ns tyAES Read clock to synchronous programmable almost-empty flag 5 ns tyAES Read clock to synchronous programmable almost-empty flag 5 ns tyAES Read clock to synchronous programmable almost-empty flag 5 ns	tRSF	Reset to flag and output time		15	ns
toe Output enable to output valid 2 6 ns tOHZ Output enable to output in high impedance 2 6 ns tWFF Write clock to FF or IR 5 ns tREF Read clock to EF or OR 5 ns tPAFA Clock to asynchronous programmable almost-full flag 12.5 ns tPAFS Write clock to synchronous programmable almost-full flag 5 ns tPAEA Clock to asynchronous programmable almost-full flag 5 ns tPAEA Clock to asynchronous programmable almost-empty flag 12.5 ns tPAES Read clock to synchronous programmable almost-empty flag 5 ns tPAES Read clock to synchronous programmable almost-empty flag 5 ns tHF Clock to half-full flag 12.5 ns	^t RTS	Retransmit setup time	3.5		ns
tOHZ Output enable to output in high impedance 2 6 ns tWFF Write clock to FF or IR 5 ns tREF Read clock to EF or OR 5 ns tpAFA Clock to asynchronous programmable almost-full flag 12.5 ns tpAFS Write clock to synchronous programmable almost-full flag 5 ns tpAEA Clock to asynchronous programmable almost-empty flag 12.5 ns tpAES Read clock to synchronous programmable almost-empty flag 5 ns tpAES Read clock to synchronous programmable almost-empty flag 5 ns the Clock to half-full flag 5 ns tyAES Read clock to synchronous programmable almost-empty flag 5 ns tyAES Read clock to synchronous programmable almost-empty flag 5 ns tyAES Read clock to synchronous programmable almost-empty flag 5 ns	tOLZ	Output enable to output in low impedance	0		ns
tWFF Write clock to FF or IR tREF Read clock to EF or OR tpAFA Clock to asynchronous programmable almost-full flag tpAFS Write clock to synchronous programmable almost-full flag tpAEA Clock to asynchronous programmable almost-full flag tpAEA Clock to asynchronous programmable almost-empty flag tpAES Read clock to synchronous programmable almost-empty flag tpAES Read clock to synchronous programmable almost-empty flag the Clock to half-full flag the Clock to half-full flag tsk1 Skew time between read clock and write clock for EF/OR and FF/IR 5 ns	tOE	Output enable to output valid	2	6	ns
tree Read clock to EF or OR tree Clock to asynchronous programmable almost-full flag tree Write clock to synchronous programmable almost-full flag tree Clock to asynchronous programmable almost-full flag tree Clock to asynchronous programmable almost-empty flag tree Clock to synchronous programmable almost-empty flag tree Clock to half-full flag tree Clock	tOHZ	Output enable to output in high impedance	2	6	ns
tpAFA Clock to asynchronous programmable almost-full flag tpAFS Write clock to synchronous programmable almost-full flag tpAEA Clock to asynchronous programmable almost-empty flag tpAES Read clock to synchronous programmable almost-empty flag the Clock to half-full flag the Clock to half-full flag tsk1 Skew time between read clock and write clock for EF/OR and FF/IR 12.5 ns	tWFF	Write clock to FF or IR		5	ns
tpAFS Write clock to synchronous programmable almost-full flag 5 ns tpAEA Clock to asynchronous programmable almost-empty flag 12.5 ns tpAES Read clock to synchronous programmable almost-empty flag 5 ns tHF Clock to half-full flag 12.5 ns tsk1 Skew time between read clock and write clock for EF/OR and FF/IR 5 ns	tREF	Read clock to EF or OR		5	ns
tpAEA Clock to asynchronous programmable almost-empty flag tpAES Read clock to synchronous programmable almost-empty flag the Clock to half-full flag to skew time between read clock and write clock for EF/OR and FF/IR to skew time between read clock and write clock for EF/OR and FF/IR to skew time between read clock and write clock for EF/OR and FF/IR to skew time between read clock and write clock for EF/OR and FF/IR to skew time between read clock and write clock for EF/OR and FF/IR to skew time between read clock and write clock for EF/OR and FF/IR	^t PAFA	Clock to asynchronous programmable almost-full flag		12.5	ns
tpAES Read clock to synchronous programmable almost-empty flag 5 ns tHF Clock to half-full flag 12.5 ns tsk1 Skew time between read clock and write clock for EF/OR and FF/IR 5 ns	t _{PAFS}	Write clock to synchronous programmable almost-full flag		5	ns
tHF Clock to half-full flag 12.5 ns t _{sk1} Skew time between read clock and write clock for EF/OR and FF/IR 5 ns	tPAEA	Clock to asynchronous programmable almost-empty flag		12.5	ns
t _{sk1} Skew time between read clock and write clock for EF/OR and FF/IR 5 ns	tPAES	Read clock to synchronous programmable almost-empty flag		5	ns
ONT	tHF	Clock to half-full flag		12.5	ns
t _{sk2} Skew time between read clock and write clock for PAE and PAF 7 ns	tsk1	Skew time between read clock and write clock for EF/OR and FF/IR	5		ns
	tsk2	Skew time between read clock and write clock for PAE and PAF	7		ns

[†] All ac timings apply to both FWFT mode and standard modes. ‡ Pulse durations less than minimum values are not allowed.

PARAMETER MEASUREMENT INFORMATION

FOR 7.5-SPEED GRADE

AC TEST CONDITIONS Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load A. AC TEST LOAD



B. LUMPED CAPACITIVE LOAD, TYPICAL DERATING

NOTES: A. For 133-MHz operation, input rise/fall times are 1.5 ns.

B. Includes probe and jig capacitance

Figure 2. Load Circuits



SCAS695A - JUNE 2003 - REVISED JUNE 2003

functional description

timing modes: FWFT mode vs standard mode

The SN74V263, SN74V273, SN74V283, and SN74V293 support two different timing modes of operation: FWFT or standard. The selection of the mode is determined during master reset by the state of FWFT/SI.

If, at the time of master reset, FWFT/SI is high, then FWFT mode is selected. This mode uses \overline{OR} to indicate whether there is valid data at the data outputs (Qn). It also uses \overline{IR} to indicate whether the FIFO has any free space for writing. In the FWFT mode, the first word written to an empty FIFO goes directly to Qn after three RCLK rising edges; \overline{REN} = low is not necessary. Subsequent words must be accessed using \overline{REN} and RCLK.

If, at the time of master reset, FWFT/SI is low, then standard mode is selected. This mode uses $\overline{\text{EF}}$ to indicate whether there are any words present in the FIFO. It also uses the $\overline{\text{FF}}$ function to indicate whether the FIFO has any free space for writing. In standard mode, every word read from the FIFO, including the first, must be requested, using $\overline{\text{REN}}$ and RCLK.

Various signals (both input and output) operate differently, depending on which timing mode is in effect.

FWFT mode

In FWFT mode, status flags \overline{IR} , \overline{PAF} , \overline{HF} , \overline{PAE} , and \overline{OR} operate as outlined in Table 4. To write data into the FIFO, WEN must be low. Data presented to the DATA IN lines is clocked into the FIFO on subsequent transitions of WCLK. After the first write is performed, the \overline{OR} flag goes low after three low-to-high transitions on RCLK. Subsequent writes continue to fill up the FIFO. \overline{PAE} goes high after n + 2 words have been loaded into the FIFO, where n is the empty offset value. The default setting for these values is in the footnote of Table 2. This parameter also is user programmable (see the *programmable-flag offset loading* section).

If one continues to write data into the FIFO and assumes no read operations are taking place, \overline{HF} switches to low after the [(D-1)/2+2] words were written into the FIFO. If $\times 18$ input or $\times 18$ output bus width is selected, [(D-1)/2+2]=4098th word for the SN74V263, 8194th word for SN74V273, 16386th word for the SN74V283, and 32770th word for the SN74V293. If both $\times 9$ input and $\times 9$ output bus widths are selected, [(D-1)/2+2]=8194th word for the SN74V263, 16386th word for SN74V273, 32770th word for the SN74V283, and 65,538th word for the SN74V293. Continuing to write data into the FIFO causes \overline{PAF} to go low. Again, if no reads are performed, the \overline{PAF} goes low after (D-m) writes to the FIFO. If $\times 18$ input or $\times 18$ output bus width is selected, (D-m)=(8193-m) writes for the SN74V263, (16385-m) writes for the SN74V273, (32769-m) writes for the SN74V283, and (65537-m) writes for the SN74V293. If both $\times 9$ input and $\times 9$ output bus widths are selected, (D-m)=(16385-m) writes for the SN74V263, (32769-m) writes for the SN74V273, (65537-m) writes for the SN74V283, and (131073-m) writes for the SN74V293. The offset m is the full offset value. The default settings for these values are given in the footnote of Table 2.

When the FIFO is full, the $\overline{\text{IR}}$ flag goes high, inhibiting further write operations. If no reads are performed after a reset, $\overline{\text{IR}}$ goes high after D writes to the FIFO. If ×18 input or ×18 output bus width is selected, D = 8193 writes for the SN74V263, D = 16385 writes for the SN74V273, D = 32769 writes for the SN74V283, and D = 65537 writes for the SN74V293. If both ×9 input and ×9 output bus widths are selected, D = 16385 writes for the SN74V263, D = 32769 writes for the SN74V273, D = 65537 writes for the SN74V283, and D = 131073 writes for the SN74V293. Note that the additional word in FWFT mode is due to the capacity of the memory plus output register.

If the FIFO is full, the first read operation cause the \overline{IR} flag to go low after two low-to-high transitions of WCLK. Subsequent read operations cause the \overline{PAF} and \overline{HF} to go high at the conditions shown in Table 4. If further read operations occur without write operations, \overline{PAE} goes low when there are n + 1 words in the FIFO, where n is the empty offset value. Continuing read operations cause the FIFO to become empty. When the last word has been read from the FIFO, \overline{OR} goes high, inhibiting further read operations. \overline{REN} is ignored when the FIFO is empty.



SCAS695A - JUNE 2003 - REVISED JUNE 2003

FWFT mode (continued)

When configured in FWFT mode, the $\overline{\text{OR}}$ flag output is triple register buffered, and the $\overline{\text{IR}}$ flag output is double register buffered.

Timing diagrams for FWFT mode can be found in Figures 9, 10, and 12.

standard mode

In this mode, status flags \overline{FF} , \overline{PAF} , \overline{HF} , \overline{PAE} , and \overline{EF} operate as outlined in Table 3. To write data into the FIFO, \overline{WEN} must be low. Data presented to the DATA IN lines is clocked into the FIFO on subsequent transitions of WCLK. After the first write is performed, \overline{EF} goes high after two low-to-high transitions on RCLK. Subsequent writes continue to fill up the FIFO. \overline{PAE} goes high after n + 1 words have been loaded into the FIFO, where n is the empty offset value. The default setting for these values is in the footnote of Table 2. This parameter also is user programmable (see the *programmable-flag offset loading* section).

If one continues to write data into the FIFO and assumes no read operations are taking place, \overline{HF} switches to low after (D/2 + 1) words are written into the FIFO. If ×18 input or ×18 output bus width is selected, (D/2 + 1) = 4097th word for the SN74V263, 8193th word for the SN74V273, 16385th word for the SN74V283, and 32769th word for the SN74V293. If both ×9 input and ×9 output bus widths are selected, (D/2 + 1) = 8193rd word for the SN74V263, 16385th word for the SN74V273, 32769th word for the SN74V283, and 65537th word for the SN74V293. Continuing to write data into the FIFO causes \overline{PAF} to go low. Again, if no reads are performed, \overline{PAF} goes low after (D - m) writes to the FIFO. If ×8 input or ×18 output bus width is selected, (D - m) = (8192 - m) writes for the SN74V263, (16384 - m) writes for the SN74V273, (32768 - m) writes for the SN74V283, and (65536 - m) writes for the SN74V293. If both ×9 input and ×9 output bus widths are selected, (D - m) = (16384 - m) writes for the SN74V263, (32768 - m) writes for the SN74V273, (65536 - m) writes for the SN74V283, and (131072 - m) writes for the SN74V293. Offset m is the full offset value. The default setting for these values is in the footnote of Table 2. This parameter also is user programmable (see the *programmable-flag offset loading* section).

When the FIFO is full, \overline{FF} goes low, inhibiting further write operations. If no reads are performed after a reset, \overline{FF} goes low after D writes to the FIFO. If the ×18 input or ×18 output bus width is selected, D = 8192 writes for the SN74V263, D = 16384 writes for the SN74V273, D = 32768 writes for the SN74V283, and D = 65536 writes for the SN74V293. If both ×9 input and ×9 output bus widths are selected, D = 16384 writes for the SN74V263, D = 32768 writes for the SN74V273, D = 65536 writes for the SN74V283, and D = 131072 writes for the SN74V293.

If the FIFO is full, the first read operation causes \overline{FF} to go high after two low-to-high transitions on WCLK. Subsequent read operations cause \overline{PAF} and \overline{HF} to go high at the conditions shown in Table 3. If further read operations occur without write operations, \overline{PAE} goes low when there are n words in the FIFO, where n is the empty offset value. Continuing read operations cause the FIFO to become empty. When the last word has been read from the FIFO, \overline{EF} goes low, inhibiting further read operations. \overline{REN} is ignored when the FIFO is empty.

When configured in standard mode, the EF and FF outputs are double register-buffered outputs.

See Figures 7, 8, and 11 for timing diagrams for standard mode.



Table 2. Default Programmable Flag Off	sets
--	------

			OFFSETS (n, m)†
ΙD	FSEL0	FSEL1	SN74V263 SN74V273
Н	L	L	1,023
L	L	Н	511
L	Н	L	255
L	L	L	127
L	Н	Н	63
Н	Ĺ	Н	31
Н	Н	L	15
Н	Н	Н	7

			OFFSETS (n, m) [†]				
LD	FSEL0	FSEL1	SN74	V283			
	, ollo	T OLL!	ALL OTHER MODES	×9 TO ×9 MODE	SN74V293		
L	L	Н	511	16383	16383		
L	Η	L	255	8191	8191		
L	Н	Н	63	4,095	4,095		
Н	L	Н	31	2,047	2,047		
Н	L	L	1,023	1,023	1,023		
Н	Η	L	15	511	511		
Н	Н	Н	7	255	255		
Ĺ	L	Ĺ	127	127	127		

 $[\]dagger$ n = empty offset for \overline{PAE} , m = full offset for \overline{PAF}

programming flag offsets

Full and empty flag offset values are user programmable. The SN74V263, SN74V273, SN74V283, and SN74V293 have internal registers for these offsets. Eight default offset values are selectable during master reset. These offset values are shown in Table 2. Offset values also can be programmed into the FIFO by serial or parallel loading. The loading method is selected using $\overline{\text{LD}}$. During master reset, the state of the $\overline{\text{LD}}$ input determines whether serial or parallel flag offset programming is enabled. A high on $\overline{\text{LD}}$ during master reset selects parallel loading of offset values. A low on $\overline{\text{LD}}$ during master reset selects parallel loading of offset values.

In addition to loading offset values into the FIFO, it also is possible to read the current offset values. Offset values can be read via the parallel output ports Q0–Qn, regardless of the programming mode selected (serial or parallel). It is not possible to read the offset values in serial fashion.

Figure 3 summarizes the control pins and sequence for both serial and parallel programming modes. A more detailed description is given in the following paragraphs.

The offset registers can be programmed (and reprogrammed) any time after master reset, regardless of whether serial or parallel programming has been selected. Valid programming ranges are from 0 to D - 1.

synchronous vs asynchronous programmable-flag timing selection

The SN74V263, SN74V273, SN74V283, and SN74V293 can be configured during the master reset cycle with either synchronous or asynchronous timing for PAF and PAE flags by use of the PFM pin.

If synchronous $\overline{PAF}/\overline{PAE}$ configuration is selected (PFM high during \overline{MRS}), \overline{PAF} is asserted and updated on the rising edge of WCLK only and not RCLK. Similarly, \overline{PAE} is asserted and updated on the rising edge of RCLK only and not WCLK (see Figure 18 for synchronous \overline{PAF} timing and Figure 19 for synchronous \overline{PAE} timing).

If asynchronous $\overline{PAF}/\overline{PAE}$ configuration is selected (PFM low during \overline{MRS}), \overline{PAF} is asserted low on the low-to-high transition of WCLK and \overline{PAF} is reset to high on the low-to-high transition of RCLK. Similarly, \overline{PAE} is asserted low on the low-to-high transition of WCLK (see Figure 20 for asynchronous \overline{PAF} timing and Figure 21 for asynchronous \overline{PAE} timing).

SN74V263-EP, SN74V273-EP, SN74V283-EP, SN74V293-EP 8192 \times 18, 16384 \times 18, 32768 \times 18, 65536 \times 18 3.3-V CMOS FIRST-IN, FIRST-OUT MEMORIES SCAS695A – JUNE 2003 – REVISED JUNE 2003

Table 3. Status Flags for Standard Mode

IW = OW = ×9		SN74V263	SN74V273	SN74V283	SN74V293					
IW ≠ OW OR IW = OW = ×18	SN74V263	SN74V273	SN74V283	SN74V293		FF	PAF	HF	PAE	EF
	0	0	0	0	0	Н	Н	Н	L	L
	1 to n	1 to n	1 to n	1 to n	1 to n	Н	Н	Н	L	Н
	(n + 1) to 4096	(n + 1) to 8192	(n + 1) to 16384	(n + 1) to 32768	(n + 1) to 65536	Н	Н	Н	Н	Н
Number of Words in FIFO	4097 to [8192 – (m + 1)]	8193 to [16384 – (m + 1)]	16385 to [32768 – (m + 1)]	32769 to [65536 – (m + 1)]	65537 to [131072 – (m + 1)]	Н	Н	L	Н	Н
	(8192 – m) to 8191	(16384 – m) to 16383	(32768 – m) to 32767	(65536 – m) to 65535	(131072 – m) to 131071	Н	L	L	Н	Н
	8192	16384	32768	65536	131072	L	L	L	Н	Н

NOTE 1: See Table 2 for values for n, m.

Table 4. Status Flags for FWFT Mode

IW = OW = ×9		SN74V263	SN74V273	SN74V283	SN74V293					
IW ≠ OW OR IW = OW = ×18	SN74V263	SN74V273	SN74V283	SN74V293		ĪR	PAF	HF	PAE	OR
	0	0	0	0	0	L	Н	Н	L	Н
	1 to (n + 1)	1 to (n + 1)	1 to (n + 1)	1 to (n + 1)	1 to (n + 1)	L	Н	Н	L	L
Number of	(n + 2) to 4097	(n + 2) to 8193	(n + 2) to 16385	(n + 2) to 32769	(n + 2) to 65537	L	Н	Н	Н	L
Words in FIFO	4098 to [8193 – (m + 1)]	8194 to [16385 – (m + 1)]	16386 to [32769 – (m + 1)]	32770 to [65537 – (m + 1)]	65538 to [131073 – (m + 1)]	L	Н	L	Н	L
	(8193 – m) to 8192	(16385 – m) to 16384	(32769 – m) to 32768	(65537 – m) to 65536	(131073 – m) to 131072	L	L	L	Н	L
	8193	16385	32769	65537	131073	Н	L	L	Н	L

NOTES: 1. See Table 2 for values for n, m.

2. Number of words in FIFO = FIFO depth + output register

SCAS695A – JUNE 2003 – REVISED JUNE 2003

1st Parallel	Offset	Write/Read	Cycle

D/Q8								D/Q0			
	EMPTY OFFSET REGISTER										
Х	8	7	6	5	4	3	2	1			

2nd Parallel Offset Write/Read Cycle

D/Q8								D/Q0			
	EMPTY OFFSET REGISTER										
Х	16	15	14	13	12	11	10	9			

3rd Parallel Offset Write/Read Cycle

D/Q8								D/Q0
		FUL	L OFF	SET R	EGIST	ER		
Х	8	7	6	5	4	3	2	1

4th Parallel Offset Write/Read Cycle

	D/Q8								D/Q0	
	FULL OFFSET REGISTER									
Γ	Χ	16	15	14	13	12	11	10	9	

SN74V263/SN74V273/SN74V283/SN74V293 ×9 Bus Width (see Note A)

X = don't care

1st Parallel Offset Write/Read Cycle

	D/Q8								D/Q0
EMPTY OFFSET REGISTER									
	Χ	8	7	6	5	4	3	2	1

2nd Parallel Offset Write/Read Cycle

D	Q8								D/Q0	
EMPTY OFFSET REGISTER										
	X	16	15	14	13	12	11	10	9	

3rd Parallel Offset Write/Read Cycle

D/Q8								D/Q0
		EMP	TY OF	FSET	REGIS	TER		
Х	Х	Χ	Х	Х	Х	Χ	Х	17

4th Parallel Offset Write/Read Cycle

D/Q8								D/Q0	
FULL OFFSET REGISTER									
Х	8	7	6	5	4	3	2	1	

5th Parallel Offset Write/Read Cycle

	D/Q8								D/Q0
1			FUL	L OFF	SET R	EGIST	ER		
1	Х	16	15	14	13	12	11	10	9

6th Parallel Offset Write/Read Cycle

D/Q8								D/Q0
		FUL	L OFF	SET R	EGIST	ER		
Х	Х	Х	Х	Х	Χ	Х	Х	17

SN74V293

×9 Bus Width (see Note A)

×9 TO ×9 MODE	ALL OTHER MODES
Number of bits used:	Number of bits used:
14 bits for the SN74V263	13 bits for the SN74V263
15 bits for the SN74V273	14 bits for the SN74V273
16 bits for the SN74V283	15 bits for the SN74V283
17 bits for the SN74V293	16 bits for the SN74V293
Note: All unused bits of the	Note: All unused bits of the
LSB and MSB are don't care	LSB and MSB are don't care

NOTE A: When programming the SN74V293 with an input bus width of ×9 and output bus width of ×18, four write cycles are required. When $reading the SN74V293 with an output bus width of \times 9 and input bus width of \times 18, four read cycles are required. A total of six program/read cycles are required. A total of six program cycles are required. A total of six program cycles are required by the read cycles$ cycles are required for ×9 bus width if both the input and output bus widths are set to ×9.

Figure 3. Programmable Flag Offset Programming Sequence



SCAS695A - JUNE 2003 - REVISED JUNE 2003

1st Parallel Offset Write/Read Cycle

D/Q17	Data Inputs/Outputs												D/Q0					
EMPTY OFFSET REGISTER																		
Х	Х	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	Noni
	16	15	14	13	12	11	10	9	Х	8	7	6	5	4	3	2	1	Inters
									D/Q8					Num	ber c	of Bits	Used	

interspersed Parity rspersed Parity

2nd Parallel Offset Write/Read Cycle

D/Q17	Data Inputs/Outputs D												D/Q0				
	FULL OFFSET REGISTER																
Х	Х	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	16	15	14	13	12	11	10	9	Х	8	7	6	5	4	3	2	1

D/Q8

SN74V263/SN74V273/SN74V283/SN74V293

×18 Bus Width

LD	WEN	REN	SEN	WCLK	RCLK	SN74V263, SN74V273, SN74V283, SN74V293								
0	0	1	1	↑	х	Parallel write to registers: Empty offset (LSB) Empty offset (MSB) Full offset (LSB) Full offset (MSB)								
0	1	0	1	х	1	Parallel read from registers: Empty offset (LSB) Empty offset (MSB) Full offset (LSB) Full offset (MSB)								
0	1	1	0	↑	Х	×9 TO ×9 MODE Serial shift into registers: 28 bits for the SN74V263 30 bits for the SN74V273 32 bits for the SN74V283 34 bits for the SN74V293 1 bit for each rising WCLK edge, starting with empty offset (LSB) and ending with full offset (MSB)	ALL OTHER MODES Serial shift into registers: 26 bits for the SN74V263 28 bits for the SN74V273 30 bits for the SN74V283 32 bits for the SN74V293 1 bit for each rising WCLK edge, starting with empty offset (LSB) and ending with full offset (MSB)							
Х	1	1	1	Х	Χ	No operation								
1	0	Χ	Χ	1	Х	Write memory								
1	Х	0	Χ	Х	1	Read memory								
1	1	1	Χ	Х	Х	No operation								

NOTES: B. The programming method can be selected only at master reset.

- C. Parallel reading of the offset registers always is permitted, regardless of which programming method has been selected.
- D. The programming sequence applies to FWFT and standard modes.

Figure 3. Programmable Flag Offset Programming Sequence (Continued)



SCAS695A – JUNE 2003 – REVISED JUNE 2003

serial programming mode

If the serial programming mode has been selected as described previously, programming of \overline{PAE} and \overline{PAF} values can be achieved by using a combination of the \overline{LD} , \overline{SEN} , WCLK, and SI inputs. Programming \overline{PAE} and \overline{PAF} proceeds as follows; when \overline{LD} and \overline{SEN} are set low, data on the SI input are written, one bit for each WCLK rising edge, starting with the empty offset LSB and ending with the full offset MSB. If $\times 9$ to $\times 9$ mode is selected, a total of 28 bits for the SN74V263, 30 bits for the SN74V273, 32 bits for the SN74V283, and 34 bits for the SN74V293. For any other mode of operation (including $\times 18$ bus width on either the input or output), minus 2 bits from the previous values. So, a total of 26 bits for the SN74V263, 28 bits for the SN74V273, 30 bits for the SN74V283, and 32 bits for the SN74V293.

See Figure 15 for timing information.

Using the serial method, individual registers cannot be programmed selectively. PAE and PAF can show a valid status only after the complete set of bits for all offset registers has been entered. The registers can be reprogrammed as long as the complete set of new offset bits is entered. When LD is low and SEN is high, no serial write to the registers can occur.

Write operations to the FIFO are allowed before and during the serial programming sequence. In this case, the programming of all offset bits does not have to occur at once. A select number of bits can be written to the SI input and then, by bringing $\overline{\text{LD}}$ and $\overline{\text{SEN}}$ high, data can be written to FIFO memory via Dn by toggling $\overline{\text{WEN}}$. When $\overline{\text{WEN}}$ is brought high with $\overline{\text{LD}}$ and $\overline{\text{SEN}}$ restored to a low, the next offset bit in sequence is written to the registers via SI. If an interruption of serial programming is desired, it is sufficient either to set $\overline{\text{LD}}$ low and deactivate $\overline{\text{SEN}}$ or to set $\overline{\text{SEN}}$ low and deactivate $\overline{\text{LD}}$. Once $\overline{\text{LD}}$ and $\overline{\text{SEN}}$ are restored to a low level, serial offset programming continues.

From the time serial programming has begun, neither programmable flag is valid until the full set of bits required to fill all the offset registers is written. Measuring from the rising WCLK edge that achieves the previous criteria, \overline{PAF} is valid after two more rising WCLK edges + t_{PAF} , \overline{PAE} is valid after the next two rising RCLK edges + t_{PAF} + t_{Sk2} in synchronous timing mode.

It is not possible to read the flag offset values in a serial mode.

parallel programming mode

If the parallel programming mode has been selected as described previously, programming of \overline{PAE} and \overline{PAF} values can be achieved by using a combination of the \overline{LD} , WCLK, \overline{WEN} , and Dn inputs. If the FIFO is configured for an input bus width and output bus width both set to $\times 9$, the total number of write operations required to program the offset registers is four for the SN74V263, SN74V273, and SN74V283, or six for the SN74V293. Refer to Figure 3 for a diagram of the data input lines D0–Dn used during parallel programming. If the FIFO is configured for an input-to-output bus width of $\times 9$ to $\times 18$, $\times 18$ to $\times 9$, or $\times 18$ to $\times 18$, the following number of write operations are required. For an input bus width of $\times 18$, a total of two write operations is required to program the offset registers for the SN74V263, SN74V273, SN74V283, and SN74V293. For an input bus width of $\times 9$, a total of four write operations is required to program the offset registers for the SN74V263, SN74V273, SN74V283, and SN74V263, SN74V273, SN74V283, and SN74V283 (see Figure 3).

For example, programming \overline{PAE} and \overline{PAF} on the SN74V293 configured for \times 18 bus width proceeds as follows: when \overline{LD} and \overline{WEN} are set low, data on inputs Dn are written into the LSB of the empty offset register on the first low-to-high transition of WCLK. On the second low-to-high transition of WCLK, data are written into the MSB of the empty offset register. On the third low-to-high transition of WCLK, data are written into the LSB of the full offset register. On the fifth low-to-high transition of WCLK, data are written into the MSB of the full offset register. On the fifth low-to-high transition of WCLK, data are written again to the empty offset register. Note that, for \times 9 bus width, one additional write cycle is required for the empty offset register and full offset register.

See Figure 16 for timing information.



SCAS695A - JUNE 2003 - REVISED JUNE 2003

parallel programming mode (continued)

Writing offsets in parallel employs a dedicated write offset register pointer. Reading offsets employs a dedicated read offset register pointer. The two pointers operate independently; however, a read and a write should not be performed simultaneously to the offset registers. A master reset initializes both pointers to the empty offset (LSB) register. A partial reset has no effect on the position of these pointers (see Figure 3 for a diagram of the data input lines D0–Dn used during parallel programming).

Write operations to the FIFO are allowed before and during the parallel programming sequence. In this case, the programming of all offset registers need not occur at one time. One, two, or more offset registers can be written. Then, by bringing \overline{LD} high, write operations can be redirected to the FIFO memory. When \overline{LD} is set low again and \overline{WEN} is low, the next offset register in sequence is written to. As an alternative to holding \overline{WEN} low and switching \overline{LD} , parallel programming also can be interrupted by setting \overline{LD} low and switching \overline{WEN} .

Note that the status of a programmable-flag (\overline{PAE} or \overline{PAF}) output is invalid during the programming process. From the time parallel programming has begun, a programmable-flag output is not valid until the appropriate offset word has been written to the register(s) pertaining to that flag. Measuring from the rising WCLK edge that achieves the previous criteria, \overline{PAF} is valid after two more rising WCLK edges + t_{PAF} , and \overline{PAE} is valid after the next two rising RCLK edges + t_{PAF} + t_{sk2} in synchronous timing mode.

Reading the offset registers employs a dedicated read offset register pointer. The contents of the offset registers can be read on the Q0–Qn pins when \overline{LD} is set low and \overline{REN} is set low. If the FIFO is configured for both an input bus width and output bus width set to $\times 9$, the total number of read operations required to read the offset registers is four for the SN74V263, SN74V273, and SN74V283, or six for the SN74V293 (see Figure 3 for a diagram of the data input lines D0–Dn used during parallel programming). If the FIFO is configured for an input-to-output bus width of $\times 9$ to $\times 18$, $\times 18$ to $\times 9$, or $\times 18$ to $\times 18$, the following number of read operations are required. For an output bus width of $\times 18$, a total of two read operations is required to read the offset registers for the SN74V263, SN74V273, SN74V283, and SN74V293. For an output bus width of $\times 9$, a total of four read operations is required to read the offset registers for the SN74V263, SN74V273, SN74V283, and SN74V293 (see Figure 3). For example, reading \overline{PAE} and \overline{PAF} on the SN74V293 configured for $\times 18$ bus width proceeds as follows. Data are read via Qn from the empty offset register on the first and second low-to-high transition of RCLK. On the third and fourth low-to-high transitions of RCLK, data are read from the full offset register. The fifth and sixth transition of RCLK reads again from the empty offset register. Note that for a $\times 9$ bus width, one additional read cycle is required for both the empty offset register and full offset register.

See Figure 17 for timing information.

It is permissible to interrupt the offset register read sequence with reads or writes to the FIFO. The interruption is accomplished by deasserting \overline{REN} , \overline{LD} , or both together. When \overline{REN} and \overline{LD} are restored to a low level, reading of the offset registers continues where it left off. It should be noted (and care should be taken from the fact) that when a parallel read of the flag offsets is performed, the data word that was present on the output lines Qn is overwritten.

Parallel reading of the offset registers always is permitted, regardless of which timing mode (FWFT or standard) has been selected.



SCAS695A - JUNE 2003 - REVISED JUNE 2003

retransmit operation

The retransmit operation allows data that already has been read to be accessed again. There are two modes of retransmit operation: normal latency and zero latency. There are two stages to retransmit. The first stage is a setup procedure that resets the read pointer to the first location of memory. The second stage is the actual retransmit, which consists of reading out the memory contents, starting at the beginning of memory.

Retransmit setup is initiated by holding \overline{RT} low during a rising RCLK edge. \overline{REN} and \overline{WEN} must be high before RCLK goes high while \overline{RT} is low. When zero latency is utilized, \overline{REN} need not be high before bringing \overline{RT} low. At least two words, but no more than D – 2 words, should have been written into the FIFO and read from the FIFO between reset (master or partial) and the time of retransmit setup. If ×18 input or ×8 output bus width is selected, D = 8192 for the SN74V263, D = 16384 for the SN74V273, D = 32768 for the SN74V283, and D = 65536 for the SN74V293. If both ×9 input and ×9 output bus widths are selected, D = 16384 for the SN74V263, D = 32768 for the SN74V273, D = 65536 for the SN74V283, and D = 131072 for the SN74V293. In FWFT mode, if ×18 input or ×18 output bus width is selected, D = 8193 for the SN74V263, D = 16385 for the SN74V273, D = 32769 for the SN74V283, and D = 65537 for the SN74V293. If both ×9 input and ×9 output bus widths are selected, D = 16385 for the SN74V263, D = 32769 for the SN74V273, D = 65537 for the SN74V283, and D = 131073 for the SN74V293.

In normal retransmit mode, if FWFT mode is selected, the FIFO marks the beginning of the retransmit setup by setting \overline{OR} high. During this period, the internal read pointer is set to the first location of the RAM array.

When \overline{OR} goes low, retransmit setup is complete. At the same time, contents of the first location appear on the outputs. Since FWFT mode is selected, the first word appears on the outputs; no low on \overline{REN} is necessary. Reading all subsequent words requires a low on \overline{REN} to enable the rising edge of RCLK.

See Figure 12 for timing information.

If standard mode is selected, the FIFO marks the beginning of the retransmit setup by setting \overline{EF} low. The change in level is noticeable only if \overline{EF} was high before setup. During this period, the internal read pointer is initialized to the first location of the RAM array.

When $\overline{\text{EF}}$ goes high, retransmit setup is complete and read operations can begin, starting with the first location in memory. Since standard mode is selected, every word read, including the first word following retransmit setup, requires a low on $\overline{\text{REN}}$ to enable the rising edge of RCLK.

See Figure 11 for timing information.

For either FWFT mode or standard mode, updating of the \overline{PAE} , \overline{HF} , and \overline{PAF} flags begins with the rising edge of RCLK that the \overline{RT} is set up on. \overline{PAE} is synchronized to RCLK, thus, on the second rising edge of RCLK after \overline{RT} is set up, the \overline{PAE} flag is updated. \overline{HF} is asynchronous, thus, the rising edge of RCLK that \overline{RT} is set up on updates \overline{HF} . \overline{PAF} is synchronized to WCLK, thus, the second rising edge of WCLK that occurs t_{SK} after the rising edge of RCLK that \overline{RT} is set up on updates \overline{PAF} . \overline{RT} is synchronized to RCLK.

The retransmit function has the option of two modes of operation, either normal latency or zero latency. Figures 11 and 12 show to normal latency. Figures 13 and 14 show the zero-latency retransmit operation. Zero latency means, basically, that the first data word to be retransmitted is placed in the output register with respect to the RCLK pulse that initiated the retransmit.



SCAS695A - JUNE 2003 - REVISED JUNE 2003




Figure 4. Bus-Matching Byte Arrangement






Figure 5. Master Reset Timing







Figure 6. Partial Reset Timing


SCAS695A – JUNE 2003 – REVISED JUNE 2003



NOTES: A. t_{sk1} is the minimum time between a rising RCLK edge and a rising WCLK edge to ensure that FF goes high (after one WCLK cycle + t_{WFF}). If the time between the rising edge of the RCLK and the rising edge of the WCLK is less than t_{sk1}, the FF deassertion can be delayed one additional WCLK cycle.

B. $\overline{LD} = high, \overline{EF} = high$


Figure 7. Write-Cycle and Full-Flag Timing (Standard Mode)



NOTES: A. t_{sk1} is the minimum time between a rising WCLK edge and a rising RCLK edge to ensure that $\overline{\text{EF}}$ goes high (after one RCLK cycle + t_{ref}). If the time between the rising edge of WCLK and the rising edge of RCLK is less than t_{sk1} , $\overline{\text{EF}}$ deassertion can be delayed one additional RCLK cycle.

- B. $\overline{LD} = high$
- C. First-data-word latency: t_{Sk1} + 1*T_{RCLK} + t_{REF}

Figure 8. Read-Cycle, Empty-Flag, and First-Data-Word-Latency Timing (Standard Mode)



- NOTES: A. t_{sk1} is the minimum time between a rising WCLK edge and a rising RCLK edge to ensure that \overline{OR} goes low after two RCLK cycles + t_{RFF} . If the time between the rising edge of WLCK and the rising edge of RCLK is less than t_{sk1}, \overline{OR} deassertion might be delayed one additional RCLK cycle.
 - B. t_{sk2} is the minimum time between a rising WCLK edge and a rising RCLK edge to ensure that PAE goes high after one RCLK cycle + tpAEs. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tsk2, PAE deassertion might be delayed one additional RCLK cycle.

SN74V263-EP, SN74V273-EP, SN74V283-EP,

16384imes18, 32768imesS FIRST-IN, FIRST-OI


IRST-OUT

- C. $\overline{LD} = high, \overline{OE} = low$
- D. $n = \overline{PAE}$ offset, $m = \overline{PAF}$ offset, D = maximum FIFO depth
- E. If \times 18 input or \times 18 output bus width is selected, D = 8193 for the SN74V263, D = 16385 for the SN74V273, D = 32769 for the SN74V283, and D = 65537 for the SN74V293. If both ×9 input and ×9 output bus widths are selected, D = 16385 for the SN74V263, D = 32769 for the SN74V273, D = 65537 for the SN74V283, and D = 131073 for the SN74V293.
- F. First-data-word latency: t_{sk1} + 2* T_{RCLK} + t_{REF}

Figure 9. Write-Cycle and First-Data-Word-Latency Timing (FWFT Mode)


SN74V283-EP, SN74V293-EP

, 65536×18 MEMORIES




- NOTES: A. t_{sk1} is the minimum time between a rising RCLK edge and a rising WCLK edge to ensure that $\overline{\text{IR}}$ goes low after one WCLK cycle + t_{WFF}. If the time between the rising edge of RLCK and the rising edge of WCLK is less than t_{sk1}, $\overline{\text{IR}}$ assertion might be delayed an additional WCLK cycle.
 - B. t_{sk2} is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to go high after one WCLK cycle + t_{PAFS} . If the time between the rising edge of RCLK and the rising edge of WCLK is less than t_{sk2} , PAF deassertion may be delayed an additional WCLK cycle.
 - C. $\overline{LD} = high$
 - D. $n = \overline{PAE}$ offset, $m = \overline{PAF}$ offset, D = maximum FIFO depth
 - E. If \times 18 input or \times 18 output bus width is selected, D = 8193 for the SN74V263, D = 16385 for the SN74V273, D = 32769 for the SN74V283, and D = 65537 for the SN74V293. If both \times 9 input and \times 9 output bus widths are selected, D = 16385 for the SN74V263, D = 32769 for the SN74V273, D = 65537 for the SN74V283, and D = 131073 for the SN74V293.

Figure 10. Read Timing (First-Word Fall-Through Mode)



- NOTES: A. Retransmit setup is complete after EF returns high; only then can a read operation begin.
 - B. $\overline{OE} = low$
 - C. W1 = first word written to the FIFO after master reset, W2 = second word written to the FIFO after master reset
 - D. No more than (D 2) words may be written to the FIFO between reset (master or partial) and retransmit setup. Therefore, FF is high throughout the retransmit setup procedure.
 - If ×18 input or ×18 output bus width is selected, D = 8192 for the SN74V263, D = 16384 for the SN74V273, D = 32768 for the SN74V283, and D = 65536 for the SN74V293.
 - If both ×9 input and ×9 output bus widths are selected, D = 16384 for the SN74V263, D = 32768 for the SN74V273, D = 65536 for the SN74V283, and D = 131072 for the SN74V293.
 - E. There must be at least two words written to and two words read from the FIFO before a retransmit operation can be invoked.
 - F. RM is set high during MRS.

Figure 11. Retransmit Timing (Standard Mode)




NOTES: A. Retransmit setup is complete after OR returns low.

- B. No more than (D-2) words can be written to the FIFO between reset (master or partial) and retransmit setup. Therefore, $\overline{\mathbb{R}}$ is low throughout the retransmit setup procedure. If ×18 input or ×18 output bus width is selected, D = 8193 for the SN74V263, D = 16385 for the SN74V273, D = 32769 for the SN74V283, and D = 65537 for the SN74V293If both ×9 input and ×9 output bus widths are selected, D = 16385 for the SN74V263, D = 32769 for the SN74V273, D = 65537
 - for the SN74V283, and D = 131073 for the SN74V293.
- C. $\overline{OE} = low$
- D. W₁, W₂, W₃ = first, second, and third words written to the FIFO after master reset
- E. There must be at least two words written to the FIFO before a retransmit operation can be invoked.
- F. RM is set high during MRS.

Figure 12. Retransmit Timing (FWFT Mode)






- NOTES: A. If the FIFO is empty at the point of retransmit, $\overline{\mathsf{EF}}$ is updated based on RCLK (retransmit clock cycle). Valid data also appears on the output.
 - B. \overline{OE} = low, enables data to be read on outputs Q0–Qn
 - C. W₂ = second word written to the FIFO after master reset, W₃ = third word written to the FIFO after master reset
 - D. No more than (D 2) words may be written to the FIFO between reset (master or partial) and retransmit setup. Therefore, FF is high throughout the retransmit setup procedure.
 - If \times 18 input or \times 18 output bus width is selected, D = 8192 for the SN74V263, D = 16384 for the SN74V273, D = 32768 for the SN74V283, and D = 65536 for the SN74V293.
 - If both $\times 9$ input and $\times 9$ output bus widths are selected, D = 16384 for the SN74V263, D = 32768 for the SN74V273, D = 65536 for the SN74V283, and D = 131072 for the SN74V293.
 - E. There must be at least two words written to and read from the FIFO before a retransmit operation can be invoked.
 - F. RM is set low during MRS.

Figure 13. Zero-Latency Retransmit Timing (Standard Mode)






NOTES: A. If the part is empty at the point of retransmit, $\overline{\mathsf{OR}}$ is updated based on RCLK (retransmit clock cycle). Valid data also appears on the output.

- B. No more than (D-2) words may be written to the FIFO between reset (master or partial) and retransmit setup. Therefore, \overline{IR} is low throughout the retransmit setup procedure.
 - If \times 18 input or \times 18 output bus width is selected, D = 8193 for the SN74V263, D = 16385 for the SN74V273, D = 32769 for the SN74V283, and D = 65537 for the SN74V293.
 - If both $\times 9$ input and $\times 9$ output bus widths are selected, D = 16385 for the SN74V263, D = 32769 for the SN74V273, D = 65537 for the SN74V283, and D = 131073 for the SN74V293.
- C. $\overline{OE} = low$
- D. W_1 , W_2 , W_3 = first, second, and third words written to the FIFO after master reset.
- E. There must be at least two words written to the FIFO before a retransmit operation can be invoked.
- F. RM is set low during MRS.


Figure 14. Zero-Latency Retransmit Timing (FWFT Mode)





NOTES: A. $\times 9$ to $\times 9$ mode: x = 13 for the SN74V263, x = 14 for the SN74V273, x = 15 for the SN74V283, and x = 16 for the SN74V293 B. All other modes: x = 12 for the SN74V263, x = 13 for the SN74V273, x = 14 for the SN74V283, and x = 15 for the SN74V293


Figure 15. Serial Loading of Programmable Flag Registers (FWFT and Standard Modes)



NOTE A: This diagram is based on programming the SN74V293×18 bus width. Add one additional cycle to both the PAE offset and PAF offset for ×9 bus width.

Figure 16. Parallel Loading of Programmable Flag Registers (FWFT and Standard Modes)

SCAS695A - JUNE 2003 - REVISED JUNE 2003




NOTES: A. $\overline{OE} = low$

B. This diagram is based on programming the SN74V293 ×18 bus width. Add one additional cycle to both the PAE offset and PAF offset for ×9 bus width.

Figure 17. Parallel Read of Programmable Flag Registers (FWFT and Standard Modes)






NOTES: A. $m = \overline{PAF}$ offset

- B. D = maximum FIFO depth
 - In FWFT mode: If $\times 18$ input or $\times 18$ output bus width is selected, D = 8193 for the SN74V263, D = 16385 for the SN74V273, D = 32769 for the SN74V283, and D = 65537 for the SN74V293. If both $\times 9$ input and $\times 9$ output bus widths are selected, D = 16385 for the SN74V263, D = 32769 for the SN74V273, D = 65537 for the SN74V283, and D = 131073 for the SN74V293. In standard mode: If $\times 18$ input or $\times 18$ output bus width is selected, D = 8192 for the SN74V263, D = 16384 for the SN74V273, D = 32768 for the SN74V283, and D = 65536 for the SN74V293. If both $\times 9$ input and $\times 9$ output bus widths are selected, D = 16384 for the SN74V263, D = 32768 for the SN74V273, D = 65536 for the SN74V283, and D = 131072 for the SN74V293.
- C. t_{sk2} is the minimum time between a rising RCLK edge and a rising WCLK edge to ensure that PAF goes high (after one WCLK cycle + tpAFs). If the time between the rising edge of RCLK and the rising edge of WCLK is less than t_{sk2}, the PAF deassertion time may be delayed one additional WCLK cycle.
- D. PAF is asserted and updated on the rising edge of WCLK only.
- E. Select this mode by setting PFM high during master reset.

Figure 18. Synchronous Programmable Almost-Full Flag Timing (FWFT and Standard Modes)

SCAS695A - JUNE 2003 - REVISED JUNE 2003




NOTES: A. $n = \overline{PAE}$ offset

- B. For standard mode
- C. For FWFT mode
- D. t_{sk2} is the minimum time between a rising WCLK edge and a rising RCLK edge to ensure that $\overline{\text{PAE}}$ goes high (after one RCLK cycle + tpAEs). If the time between the rising edge of WCLK and the rising edge of RCLK is less than t_{sk2}, the $\overline{\text{PAE}}$ deassertion can be delayed one additional RCLK cycle.
- E. PAE is asserted and updated on the rising edge of RCLK only.
- F. Select this mode by setting PFM high during master reset.

Figure 19. Synchronous Programmable Almost-Empty Flag Timing (FWFT and Standard Modes)



SCAS695A – JUNE 2003 – REVISED JUNE 2003



NOTES: A. $m = \overline{PAF}$ offset


B. D = maximum FIFO depth

In FWFT mode: If \times 18 input or \times 18 output bus width is selected, D = 8193 for the SN74V263, D = 16385 for the SN74V273, D = 32769 for the SN74V283, and D = 65537 for the SN74V293. If both \times 9 input and \times 9 output bus widths are selected, D = 16385 for the SN74V263, D = 32769 for the SN74V273, D = 65537 for the SN74V283, and D = 131073 for the SN74V293. In standard mode: If \times 18 input or \times 18 output bus width is selected, D = 8192 for the SN74V263, D = 16384 for the SN74V273, D = 32768 for the SN74V283, and D = 65536 for the SN74V293. If both \times 9 input and \times 9 output bus widths are selected, D = 16384 for the SN74V263, D = 32768 for the SN74V273, D = 65536 for the SN74V283, and D = 131072 for the SN74V293.

- C. PAF is asserted to low on WCLK transition and reset to high on RCLK transition.
- D. Select this mode by setting PFM low during master reset.

Figure 20. Asynchronous Programmable Almost-Full Flag Timing (FWFT and Standard Modes)

SCAS695A - JUNE 2003 - REVISED JUNE 2003




NOTES: A. $n = \overline{PAE}$ offset

- B. For standard mode
- C. For FWFT mode
- D. PAE is asserted low on RCLK transition and reset to high on WCLK transition.
- E. Select this mode by setting PFM low during master reset.

Figure 21. Asynchronous Programmable Almost-Empty Flag Timing (FWFT and Standard Modes)





- NOTES: A. In standard mode: D = maximum FIFO depth. If ×18 input or ×18 output bus width is selected, D = 8192 for the SN74V263, D = 16384 for the SN74V273, D = 32768 for the SN74V283, and D = 65536 for the SN74V293. If both ×9 input and ×9 output bus widths are selected, D = 16384 for the SN74V263, D = 32768 for the SN74V273, D = 65536 for the SN74V283, and D = 131072 for the SN74V293.
 - B. In FWFT mode: D = maximum FIFO depth. If \times 18 input or \times 18 output bus width is selected, D = 8193 for the SN74V263, D = 16385 for the SN74V273, D = 32769 for the SN74V283, and D = 65537 for the SN74V293. If both \times 9 input and \times 9 output bus widths are selected, D = 16385 for the SN74V263, D = 32769 for the SN74V273, D = 65537 for the SN74V283, and D = 131073 for the SN74V293.

Figure 22. Half-Full Flag Timing (FWFT and Standard Modes)




optional configurations

width expansion configuration

Word width can be increased by connecting the control signals of multiple devices. Status flags can be detected from any one device. The exceptions are the the $\overline{\mathbb{IR}}$ and $\overline{\mathbb{OR}}$ functions in FWFT mode and $\overline{\mathbb{EF}}$ and $\overline{\mathbb{FF}}$ functions in standard mode. Because of variations in skew between RCLK and WCLK, it is possible for EF/FF deassertion and IR/OR assertion to vary by one cycle between FIFOs. In standard mode, such problems can be avoided by creating composite flags, that is, ANDing EF of every FIFO and separately ANDing FF of every FIFO. In FWFT mode, composite flags can be created by ORing OR of every FIFO and separately ORing IR of every FIFO.

Figure 23 demonstrates a width expansion using two SN74V263, SN74V273, SN74V283, and SN74V293 devices. If ×18 input or ×18 output bus width is selected, D0–D17 from each device form a 36-bit-wide input bus, and Q0-Q17 from each device form a 36-bit-wide output bus. If both ×9 input and ×9 output bus widths are selected, D0-D8 from each device form an 18-bit-wide input bus, and Q0-Q8 from each device form an 18-bit-wide output bus. Any word width can be attained by adding additional SN74V263, SN74V273, SN74V283, and SN74V293 devices.



NOTES: A. Use an OR gate in FWFT mode and an AND gate in standard mode.

- B. Do not connect any output control signals together directly.
- C. FIFO 1 and FIFO 2 must be the same depth, but can be different word widths.

Figure 23. Width-Expansion Block Diagam

(For the $\times 18$ Input or $\times 18$ Output Bus Width: 8192×36 , 16384×36 , 32768×36 , and 65536×36) (For Both $\times 9$ Input and $\times 9$ Output Bus Widths: 16284×18 , 32768×18 , 65536×18 , and 131072×18)



depth-expansion configuration (FWFT mode only)

The SN74V263 can be adapted easily to applications requiring depths greater than 8192 when the \times 18 input or \times 18 output bus width is selected, 16384 for the SN74V273, 32768 for the SN74V283, and 65536 for the SN74V293. When both \times 9 input and \times 9 output bus widths are selected, depths greater than 16384 can be adapted for the SN74V263, 32768 for the SN74V273, 65536 for the SN74V283, and 131072 for the SN74V293. In FWFT mode, the FIFOs can be connected in series (the data outputs of one FIFO connected to the data inputs of the next), with no external logic necessary. The resulting configuration provides a total depth equivalent to the sum of the depths associated with each single FIFO. Figure 24 shows a depth expansion using two SN74V263, SN74V273, SN74V283, and SN74V293 devices.

Care should be taken to select FWFT mode during master reset for all FIFOs in the depth-expansion configuration. The first word written to an empty configuration passes from one FIFO to the next (ripple down) until it finally appears at the outputs of the last FIFO in the chain. No read operation is necessary, but the RCLK of each FIFO must be free running. Each time the data word appears at the outputs of one FIFO, that device's \overline{OR} line goes low, enabling a write to the next FIFO in line.




Figure 24. Depth-Expansion Block Diagram (For the \times 18 Input or \times 18 Output Bus Width: 16384×18 , 32768×18 , 65536×18 , and 131072×18) (For Both \times 9 Input and \times 9 Output Bus Width: 32768×9 , 65536×9 , 131072×9 , and 262144×9)

For an empty expansion configuration, the amount of time it takes for $\overline{\mathsf{OR}}$ of the last FIFO in the chain to go low (i.e., valid data to appear on the last FIFO's outputs) after a word has been written to the first FIFO is the sum of the delays for each FIFO:

$$(N-1) \times (4 \times transfer clock) + 3 \times T_{RCLK}$$

where N is the number of FIFOs in the expansion and T_{RCLK} is the RCLK period. Note that extra cycles should be added for the possibility that the t_{sk1} specification is not met between WCLK and transfer clock, or RCLK and transfer clock, for the \overline{OR} flag.

The ripple-down delay is noticeable only for the first word written to an empty depth-expansion configuration. There is no delay evident for subsequent words written to the configuration.

The first free location created by reading from a full-depth-expansion configuration bubbles up from the last FIFO to the previous one until it finally moves into the first FIFO of the chain. Each time a free location is created in one FIFO of the chain, that FIFO's IR line goes low, enabling the preceding FIFO to write a word to fill it.

For a full-expansion configuration, the amount of time it takes for \overline{IR} of the first FIFO in the chain to go low after a word has been read from the last FIFO is the sum of the delays for each individual FIFO:

$$(N-1) \times (3 \times transfer clock) + 2T_{WCLK}$$

where N is the number of FIFOs in the expansion and T_{WCLK} is the WCLK period. Note that additional cycles should be added for the possibility that the t_{sk1} specification is not met between RCLK and transfer clock, or WCLK and transfer clock, for the \overline{IR} flag.



SCAS695A - JUNE 2003 - REVISED JUNE 2003

depth-expansion configuration (FWFT mode only) (continued)

The transfer clock line should be tied to either WCLK or RCLK, whichever is faster. Both these actions result in data moving as quickly as possible to the end of the chain and free locations moving to the beginning of the chain.





PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74V263PZAEP	ACTIVE	LQFP	PZA	80	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR
SN74V273PZAEP	ACTIVE	LQFP	PZA	80	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR
SN74V283PZAEP	ACTIVE	LQFP	PZA	80	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR
SN74V293PZAEP	ACTIVE	LQFP	PZA	80	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR
V62/03639-01XE	ACTIVE	LQFP	PZA	80	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR
V62/03639-02XE	ACTIVE	LQFP	PZA	80	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR
V62/03639-03XE	ACTIVE	LQFP	PZA	80	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR
V62/03639-04XE	ACTIVE	LQFP	PZA	80	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74V263-EP, SN74V273-EP, SN74V283-EP, SN74V293-EP:

Catalog: SN74V263, SN74V273, SN74V283, SN74V293

NOTE: Qualified Version Definitions:

PACKAGE OPTION ADDENDUM



18-Sep-2008

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mamt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated