

www.ti.com

SLVSBA9B - MARCH 2012 - REVISED JUNE 2012

Thunderbolt™ SUPPLY SELECTION IC

Check for Samples: TPS22985

FEATURES

- 2.8 V to 19.8 V
- Auto Selects 3.3 V Supply
- > 10-mA Low Power Switch
- > 500-mA High Power Switch
- Reverse Current Blocking From OUT to VDD
- Wake on UART Input Activity
- UART RX and TX Buffers

APPLICATIONS

- Thunderbolt[™] Cables
- Notebook Computers
- Desktop Computers
- Power Management Systems




Figure 1. Typical Application

DESCRIPTION

The TPS22985 is a supply selection device for active Thunderbolt™ cables. The device selects a supply that is at 3.3V from two supply inputs and connects this to two non-current limited outputs OUTA and OUTB. When 3.3V is not present at either supply, the outputs become high impedance.

The TPS22985 has two modes of operation, Normal and Control.

In Normal Mode, OUTA is always on when a valid supply is present. OUTB is connected to a valid VDD when the ENB input is high.

In Control Mode, OUTA functions the same as Normal Mode and OUTB is controlled by a combination of monitored inputs and valid supplies on VDD1 and VDD2. When a valid VDD is available, the device waits for a rising input on ENB and then disconnects OUTB until the next falling RXH transition. Once the next falling RXH transition occurs, the device reconnects OUTB.

In either mode, when a valid VDD is not available, the TPS22985 opens all switches and the outputs OUTA and OUTB become high impedance. When the connected VDD exceeds a maximum voltage of 3.6V, it is disconnected from the outputs. VDD2 will only connect when it is in the valid range and VDD1 is greater than 3.6V

The TPS22985 is available in a 1.6mm x 1.6mm WCSP package.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVSBA9B-MARCH 2012-REVISED JUNE 2012

www.ti.com




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION

PART NUMBER	PACKAGE MARKING ⁽¹⁾	PACKAGE	DEVICE SPECIFIC FEATURES
TPS22985YFP	YMD9US	YFP	WCSP

(1) Y= Year, M = Month, D = Sequence Code, 9U = TPS22985 Device Code, S = Wafer Fab/Assembly Site Code



Die Size: 1.6mm x 1.6mm Bump Size: 0.25mm Bump Pitch: 0.4mm

Table 1. TPS22985 Pin Mapping (Top View)

	4	3	2	1
D	VDD1	VDD1	VDD2	VDD2
С	OUTA	OUTB	OUTB	GND
В	RXH	TXH	RESETZ	СРО
Α	RXC	TXC	ENB	CFG/OE

DISSIPATION RATINGS

PACKAGE	THERMAL RESISTANCE θ _{JA}	THERMAL RESISTANCE ⁽¹⁾ θ _{JB}	POWER RATING T _A = 25°C	DERATING FACTOR ABOVE ⁽²⁾ T _A = 25°C
YFP	95°C/W	63°C/W	1050 mW	10.5 mW/°C

⁽¹⁾ Simulated with high-K board

Product Folder Link(s): TPS22985

⁽²⁾ Maximum power dissipation is a function of $T_{J(max)}$, θJ_A and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_{J(max)} - T_A) / \theta_{JA}$.



SLVSBA9B-MARCH 2012-REVISED JUNE 2012

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1) (2)

		VALUE	UNIT
V _I	Voltage range on VDD1, VDD2, OUTA, OUTB ⁽³⁾	-0.3 to 20	V
	Voltage range on RXC, TXC, RESETZ, CFG/OE, ENB ⁽³⁾ (VDD is the active 3.3V input)	-0.3 to VDD+0.3	V
	Voltage range on CPO	-0.3 to 13	V
	Voltage range on RXH, TXH	-0.3 to 4.0	V
Γ _A	Operating ambient temperature range	-40 to 85	°C
Γ _{J (MAX)}	Maximum operating junction temperature	125	°C
Γ _{stg}	Storage temperature range	-65 to 150	°C
	Charge Device Model (JESD 22 C101)	350	V
	Human Body Model (JESD 22 A114)	2	kV
	Contact discharge on VDD1, VDD2 (IEC 61000-4-2) ⁽⁴⁾	4.4	kV

- (1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature $[T_{J(max)}]$ is dependent on the maximum operating junction temperature $[T_{J(max)}]$, the maximum power dissipation of the device in the application $[P_{D(max)}]$, and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}) , as given by the following equation: $T_{A(max)} = T_{J(max)} - (\theta_{JA} \times P_{D(max)})$ All voltage values are with respect to network ground terminal.
- IEC tests are run with 0.1 µF on VDD1 and VDD2. IEC rating is non-destructive.

RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT	
V_{DD1}	Complement of the second	_	2.8	19.8	V	
V_{DD2}	Supply voltage rang	Supply voltage range				
I _{LIM1/2}	FET1 and FET2 swi	tch current range	0	10	mA	
I _{LIM3/4}	FET3 and FET4 swi	tch current range	0	500	mA	
V_{IH}	Input logic high	RXH, TXC, CFG/OE, ENB	2		V	
V_{IL}	Input logic low	RXH, TXC, CFG/OE, ENB		0.8	V	
V_{OH}	Output logic high	RXC, TXH, RESETZ	2.25		V	
V_{OL}	Output logic low	RXC, TXH, RESETZ		0.4	V	
0	Output capacitance	on OUTA	1	4		
C _{OUT}	Output capacitance	on OUTB	4	22	μF	
C _{CPO}	Output capacitance	on CPO	2	10	nF	
T _A	Operating temperate	ire range	-40	85	°C	

Product Folder Link(s): TPS22985

SLVSBA9B - MARCH 2012 - REVISED JUNE 2012

www.ti.com

ELECTRICAL CHARACTERISTICS

Unless otherwise noted the specification applies over the V_{DD} range and operating junction temp $-40^{\circ}\text{C} \leq T_{J} \leq 85^{\circ}\text{C}$. Typical values are for $V_{DD} = 3.3 \text{V}$ and $T_{J} = 25^{\circ}\text{C}$

PARAMETE	:R	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SU	PPLIES AND CURRENTS				•	
V _{DD1/2}	Input voltage range		2.8		19.8	V
I _{DD-1}	VDD1 Quiescent current	V _{DD1} = 2.5 to 15 V		250	500	μA
	VDD2 Outcoment surrount	V _{DD2} = 3.3 V, V _{DD1} = 3.3 V		20		μA
I _{DD-2}	VDD2 Quiescent current	V _{DD2} = 3.3 V, V _{DD1} = 15 V		20		
I _{DDOFF-2}	VDD2 Off current	$V_{DD2} = 3.3 \text{ V}, V_{DD1} = 0 \text{ V}$			1	μΑ
I _{IN-ENB}	ENB Input current	V _{IN} = 1.8 V to 3.6 V			1	μΑ
I _{IN-UART}	RXH Input current	V _{IN} = 1.8V to 3.6 V			1	μΑ
I _{IN-CFGOE}	CFG/OE Input current ⁽¹⁾	V _{CFG/OE} = 0 V	-1	-1.8	- 5	μA
V _{PUCFGOE}	CFG/OE pull-up voltage ⁽¹⁾		2.3		6.7	V
I _{IN-RESETZ}	RESETZ Input current	V _{RESETZ} = 100 mV	0.8	2	3	mA
SWITCH AN	ID RESISTANCE CHARACTERISTICS	3				
R _{F1}	FET1 On resistance	V 22V I 40 A			5	0
R _{F2}	FET2 On resistance	V _{DD} = 3.3 V, I _{OUT} = 10 mA			5	Ω
R _{F3}	FET3 On resistance	V 22V I 250 A		170	250	0
R _{F4}	FET4 On resistance	$V_{DD} = 3.3 \text{ V}, I_{OUT} = 350 \text{ mA}$		170	250	mΩ
R _{PDRESETZ}	RESETZ Pull-down resistance	RESETZ asserted	33	50	100	Ω
R _{PUCFGOE}	CFG/OE Pull-up resistance ⁽¹⁾		1.2	2	2.6	ΜΩ
R _{PDUART}	TXC Pull-down resistance	See the UART RX andTX Section	80	130	180	kΩ
VOLTAGE 7	THESHOLDS AND AMPLITUDES		•		•	
V	High voltage lockout	3.3V Supply rising	3.5	3.55	3.6	V
V_{HVLO}	Hysteresis		20	40	60	mV
V	l la describe se la classit	3.3V Supply rising	2.7	2.75	2.8	V
V_{UVLO}	Under voltage lockout	3.3V Supply falling	2.4	2.45	2.5	V
V _{CPO}	Charge pump voltage	$C_{CPO} = 2 \text{ nF}, I_{CPO} = 0 \mu A$	7	8	9	V
V _{OS}	Voltage overshoot on OUTA/B	$C_{OUTB} = 4 \mu F$, $I_{OUTB} = 0 mA$, $C_{OUTA} = 1 \mu F$, $I_{OUTA} = 0 mA$ $V_{DD1} SR_{3.3 \rightarrow 4V} = 10 mV/\mu s$			200	mV

⁽¹⁾ CFG/OE is pulled up to $V_{\mbox{\scriptsize PUCFGOE}}$ through the resistance $R_{\mbox{\scriptsize PUCFGOE}}$.

Submit Documentation Feedback

www.ti.com

SLVSBA9B - MARCH 2012 - REVISED JUNE 2012

ELECTRICAL CHARACTERISTICS (continued)

Unless otherwise noted the specification applies over the V_{DD} range and operating junction temp $-40^{\circ}\text{C} \leq T_{J} \leq 85^{\circ}\text{C}$. Typical values are for $V_{DD} = 3.3 \text{V}$ and $T_{J} = 25^{\circ}\text{C}$

PARAMET	ER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
THERMAL	SHUTDOWN	•	*		•	
T _{SD}	Shutdown temperature		110		130	°C
T _{SDHYST}	Shutdown hysteresis			15		°C
TRANSITIO	ON TIMING					
t _d	UVLO to FETn open time	2 4 5			200	μs
t _e	UVLO to FETn closed time	C _{OUTB} = 4 μF, C _{OUTA} = 1 μF			2	ms
t _{dh}	HVLO to FETn open time				20	μs
t _{eh}	HVLO to FETn closed time	See The Supply Switch-Over During HVLO Section				
TRANSITIO	ON TIMING (NORMAL MODE)					
t _{eb}	ENB to FET3/4 closed time	C _{OUTB} = 4 μF,			2	ms
t _{db}	ENB to FET3/4 open time	C _{OUTA} = 1 μF			200	μs
TRANSITIO	ON TIMING (CONTROL MODE)					
t _{U2R}	UVLO to RESETZ time		5	6	7	ms
t _{E2R}	ENB to RESETZ time			2	10	μs
t _{E2O}	ENB to FET3/4 open time	$C_{OUTB} = 4 \mu F,$ $C_{OUTA} = 1 \mu F$		100	200	μs
t _{RX2O}	RX to FET3/4 closed time	$C_{OUTB} = 4 \mu F,$ $C_{OUTA} = 1 \mu F$		0.8	2	ms
t _{RX2R}	RX to RESETZ Time		5	6	7	ms
t _{OE2TX}	OE to TXH Valid Time				20	μs
t _{OE2TXZ}	OE to TXH Hi-Z Time				20	μs
TXC/TXH I	/O (CONTROL MODE)					
V_{IH}	TXC Input logic high		2			V
V_{IL}	TXC Input logic low				0.8	V
V_{OH}	TXH Output logic high		2.25			V
V_{OL}	TXH Output logic low				0.4	V
T _R / T _F	TXH Rise and fall time	10-90% CL = 20 pF	5		70	ns
Z _O	TXH Output impedance			35		Ω
f_{MAX}	TX Input signal frequency				1	Mb/s
DC	TX Duty cycle		40%		60%	
RXC/RXH	I/O (CONTROL MODE)					
V_{IH}	RXH Input logic high		2			V
V _{IL}	RXH Input logic low				8.0	V
V _{OH}	RXC Output logic high		2.25			V
V _{OL}	RXC Output logic low				0.4	V
T _R / T _F	RXC Rise and fall time	10-90% CL = 20 pF	20		120	ns
f _{MAX}	RX Input signal frequency				1	Mb/s
DC	RX Duty cycle		40%		60%	

Copyright © 2012, Texas Instruments Incorporated



FUNCTIONAL BLOCK DIAGRAM




Figure 2. Functional Bock Diagram



SLVSBA9B - MARCH 2012 - REVISED JUNE 2012

DEVICE INFORMATION

PIN FUNCTIONS

PIN NAME	TYPE	DESCRIPTION
VDD1	Supply	Device Supply 1. 0V to 19.8-V Input.
VDD2	Supply	Device Supply 2. 0V to 19.8-V Input.
OUTA	Output	Output A. 10-mA capable output. Refer to the Supply Selection section for more information.
OUTB	Output	Output B. 500-mA capable output. Refer to the Normal Mode and Control Mode sections for more information.
СРО	Output	Charge Pump Output. This pin is the output of the internal charge pump. It drives the gates of the internal FET switches. Connect a capacitor of at least 2nF to this pin.
CFG/OE	Input	Mode Configuration/Output Enable. When CFG is floating, the device is in Normal Mode. When CFG is ground, the device is in Control Mode (see the APPLICATION INFORMATION section for more information). The mode is latched at power-up. When the device enters Control Mode, this pin becomes an output enable for the UART TXH output. See the UART RX and TX section for more information. A pull-down resistance between this pin and GND is recommended when Control Mode is desired.
RXH	Input	UART RX Input. Monitored Input for data activity to enable outputs. In Control Mode, this pin is monitored for a high to low transition to enable the outputs. This input is level shifted and driven on RXC. See the UART RX and TX section for more information.
RXC	Output	UART RX Output. This output is a level shifted version of RXH. RXC is referenced to OUTA. See the UART RX and TX section for more information.
TXC	Input	UART TX Input. This input is buffered and level shifted on TXH. See the UART RX and TX section for more information.
TXH	Output	UART TX Output. This output is a buffered and level shifted version of TXC. TXH is referenced to OUTA. See the UART RX and TX section for more information.
RESETZ	Output	Microcontroller Reset. This pin is a delayed reset signal indicating OUTB is connected to a valid VDD. RESETZ in an open-drain pull-down. RESETZ is low when OUTB is high impedance.
ENB	Input	OUTB Enable. In Normal Mode, this pin is the active high OUTB enable. In Control Mode, this pin opens OUTB when asserted high and resets the device until a new transition on RX occurs.
GND	Supply	Device ground.

Product Folder Link(s): TPS22985



APPLICATION INFORMATION

Supply Selection

The TPS22985 selects between two seperate power supplies, VDD1 or VDD2, and connects these to two outputs (OUTA and OUTB) through non-current limited switches. When a valid VDD ($V_{\rm UVLO}$ < VDD < $V_{\rm HVLO}$) is present on VDD1, VDD1 will be connected to the outputs. When VDD1 > VHVLO, the TPS22985 will connect the outputs to VDD2 when a valid VDD is present on this input. OUTB is also opened and closed by other digital inputs, ENB and RXH, depending on the mode of the TPS22985. Refer to the Normal Mode and Control Mode sections for more information on the control of OUTB. VDD1 and VDD2 can power up in any order; however, VDD1 always takes priority over VDD2 and only allows VDD2 to connect when the VDD1 > $V_{\rm HVLO}$ condition is present. When the outputs are connected to VDD2, and VDD1 drops below $V_{\rm HVLO}$, the TPS22985 will disconnect the outputs from VDD2. Figure 3 shows a flow diagram illustrating the selection of VDD1 or VDD2 as the appropriate supply to connect to OUTA and OUTB. Note, this diagram does not show the enabling and disabling of OUTB by ENB and RXH.




Figure 3. Flow Diagram of Supply Selection and Switch-Over

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated

Normal Mode

INSTRUMENTS

When the CFG/OE pin is floating at power-up, the device enters Normal Mode. In Normal Mode, the TPS22985 provides power via OUTA and OUTB.

OUTA is connected whenever a valid VDD is present on VDD1. OUTA may also be connected if VDD1 > V_{HVLO} and a valid VDD is connected to VDD2. When OUTA is connected it will supply \geq 10 mA to a load. OUTB is connected whenever a valid VDD is present on VDD1. OUTB may also be connected if VDD1 > V_{HVLO} , a valid VDD is connected to VDD2, and the control signal ENB is high. When OUTB is connected it will supply \geq 500 mA to a load.

When a valid VDD is not present, the TPS22985 enters into a shutdown mode and blocks current flow through the switches.




Figure 4. Normal Mode Typical Application

Copyright © 2012, Texas Instruments Incorporated

Submit Documentation Feedback




Figure 5. Timing During Normal Mode

Control Mode

NSTRUMENTS

When CFG/OE pin is grounded at power-up, the device latches into Control Mode. In Control Mode, the TPS22985 provides power to a microcontroller/CDR device.

When a valid VDD is connected, OUTA and OUTB are connected to the VDD. OUTB remains connected to VDD until ENB transitions high. OUTA remains connected to VDD as long as a valid VDD exists. RESETZ indicates that a valid VDD is available at OUTB. When RESETZ is low, a valid VDD is not available, if RESETZ is high, a valid VDD is available.

When ENB transitions high, RESETZ is asserted low and OUTB is opened until a falling edge on RXH is detected, as illustrated in Figure 7 and Figure 8. When ENB transitions high, RESETZ will assert low after time $t_{\rm E2R}$ and OUTB will open after time $t_{\rm E2O}$. During the time $t_{\rm E2O}$, RXH is not monitored. After the time $t_{\rm E2O}$, the TPS22985 starts monitoring RXH for a falling edge. When a falling edge occurs and a valid VDD is available, RESETZ is transitioned from low to high and OUTB is connected to VDD until ENB transitions high again or until no valid VDD is available. When a valid VDD is not available, RESETZ is asserted low and the TPS22985 blocks current flow through the switches.

After the device is latched into Control Mode, the CFG/OE pin becomes the output enable for the TX buffer/level-shifter. Refer to the UART RX and TX section for more information.

OUTA can be used as a pull-up for the ThunderboltTM CFG2 connector pin as an indicator that power is available to the cable active circuitry. Place a resistor greater than $1k\Omega$ between OUTA and CFG2 in this case.




Figure 6. Control Mode Typical Application




Figure 7. Timing During Control Mode




Figure 8. Timing During Control Mode Continued

Typical Startup

STRUMENTS




Figure 9. Typical Startup in Normal Mode




Figure 10. Typical Startup Timing for Control Mode

Figure 10. Typical Startup Timing for Control Mode



Soft Start

To prevent inrush current to the load, the TPS22985 soft starts OUTA and OUTB. When OUTA and OUTB are first enabled, the resistance of the FET switches (FET1, FET2, FET3, and FET4) starts high and reduces every 250µs in four steps. Figure 11 shows the nominal resistance ramp profile for OUTB. The resistance shown in this figure is the equivalent resistance through FET3 and FET4 in Figure 2.




Figure 11. OUTB Soft Start Resistance vs Time Profile

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated

Supply Switch-Over During HVLO

ISTRUMENTS

When OUTA and OUTB are connected to VDD1 and VDD1 crosses V_{HVLO} , the TPS22985 will open the FET1/3 switches. Due to the delay t_{dh} , the output will overshoot V_{HVLO} by V_{OS} . When a valid VDD is present on VDD2, OUTA and OUTB will connect to VDD2 after time t_{eh} . Figure 12 illustrates this switch-over event.

The overshoot V_{OS} will occur when the VDD (VDD1 or VDD2) that is connected to the output transitions above V_{HVLO} . V_{OS} is set by the delay t_{dh} and the slew rate of the connected VDD. However, the connection of the outputs to VDD2 will only occur when VDD1 transitions above V_{HVLO} and VDD2 is a valid VDD.

The following equation determines the overshoot V_{OS}.

$$V_{OS} = SR_{VDD} \times t_{DH} \tag{1}$$

 SR_{VDD} is the slew rate of the supply that is transitioning above V_{HVLO} . As an example, when SR_{VDD} is $10mV/\mu s$ and t_{dh} is $20\mu s$, V_{OS} is 200mV.

When switching to VDD2 due to an HVLO event on VDD1, the outputs OUTA and OUTB are discharged by their respective loads until they reach the VDD2 voltage. This prevents in-rush current when charging the output caps. The discharge time t_{eh} is variable and is determined by the following equation.

$$t_{eh} = t_{dh} + (V_{HVLO} + V_{OS} - V_{DD2}) \times C_{LOAD} / I_{LOAD}$$
 (2)

In this equation, V_{OS} is determined by Equation 1, C_{LOAD} is the load capacitance at the respective output, and I_{LOAD} is load current flowing out of the same output. As an example, when VDD2 is 3.3V, t_{dh} is 20µs, V_{OS} is 200mV, C_{LOAD} is 4µF, and I_{LOAD} is 350mA, the resulting t_{eh} is 25.7µs.

Note, when VDD1 transitions above V_{HVLO} and a valid VDD is not present on VDD2, the outputs will open and will discharge through each respective load.




Figure 12. VDD switch-over at VDD1 rising above V_{HVLO}



UART RX and TX

The TPS22985 provides failsafe buffers for digital UART RX and TX lines. The failsafe mechanism prevents the RX and TX lines from being loaded when power is removed from the device. The RX line is divided into a host side RXH input and a cable side RXC output. The TX line is divided into host side TXH output and a cable side TXC input.

The RXH and TXC inputs are used in Control Mode only and must be pulled low when the device is in Normal Mode. In Normal Mode, leave the RXH and TXC pins disconnected from the UART signal lines and pull low through a > $1k\Omega$ resistance.

In Control Mode, when the TPS22985 is unpowered or when RESETZ is asserted low, the TXH output is high impedance. This prevents loading the system TX line and allowing other devices on the UART bus to communicate. The RXC output is pulled low through the output driver during this same condition.

Figure 13 illustrates the RXC and TXH control when in Control Mode. When RESETZ is high, CFG/OE controls TXH. When CFG/OE is low, TXH is high impedance. When CFG/OE is high, TXH is a buffered and level-shifted TXC. The CFG/OE, ENB, and TXC inputs are ignored when RESETZ is asserted low. Figure 14 shows the delay from CFG/OE to TXH.




Figure 13. UART RX and TX Buffer Control During Control Mode




Figure 14. CFG/OE to TXH Timing During Control Mode

Submit Documentation Feedback

Instruments

THUNDERBOLT™ SYSTEM WITH TPS22980/TPS22985




Figure 15. Thunderbolt System with TPS22980/TPS22985



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS22985YFPR	NRND	DSBGA	YFP	16	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	9U	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 29-Sep-2019

TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
	K0	Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22985YFPR	DSBGA	YFP	16	3000	180.0	8.4	1.71	1.71	0.81	4.0	8.0	Q1

www.ti.com 29-Sep-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22985YFPR	DSBGA	YFP	16	3000	182.0	182.0	20.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated