

Technical documentation



Support & training

SN65HVD50, SN65HVD51, SN65HVD52 SN65HVD53, SN65HVD54, SN65HVD55 SLLS666F - SEPTEMBER 2005 - REVISED MARCH 2023

# SN65HVD5x High Output Full-Duplex RS-485 Drivers and Receivers

### 1 Features

Texas

INSTRUMENTS

- 1/8 Unit-load option available (up to 256 nodes on the bus)
- Bus-pin ESD protection exceeds 15 kV HBM
- Optional driver output transition times for signaling rates<sup>(1)</sup> of 1 Mbps, 5 Mbps and 25 Mbps
- Low-current standby mode <  $1 \mu A$
- ٠ Glitch-free power-up and power-down bus I/Os
- Bus idle, open, and short circuit failsafe
- Designed for RS-422 and RS485 networks
- 3.3-V Devices available, SN65HVD30-35<sup>1</sup> •

## 2 Applications

- Utility meters
- Chassis-to-chassis interconnects
- **DTE/DCE** Interfaces •
- Industrial, process, and building automation •
- Point-of-sale (POS) terminals and networks

### **3 Description**

The SN65HVD5X devices are 3-state differential line drivers and differential-input line receivers that operate with a 5-V power supply. Each driver and receiver has separate input and output pins for full-duplex bus communication designs. They are designed for balanced transmission lines and interoperation with ANSI TIA/EIA-485A, TIA/EIA-422-B, ITU-T v.11 and ISO 8482:1993 standard-compliant devices.


The SN65HVD50, SN65HVD51, and SN65HVD52 are fully enabled with no external enabling pins.

The SN65HVD53, SN65HVD54, and SN65HVD55 have active-high driver enables and active-low receiver enables. A low, less than 1 µA, standby current is achieved by disabling both the driver and receiver.

All devices are characterized for operation from -40°C to 85°C.

The high output feature of the SN65HVD5x provides more noise margin than the typical RS-485 drivers. The extra noise margin makes applications in long cable and harsh noise environments possible.

#### Differential Output Voltage |Vop|



<sup>1</sup> The signaling rate of a line is the number of voltage transitions that are made per second expressed in the units bps (bits per second).





# **Table of Contents**

1 Features	1
2 Applications	
3 Description	
4 Revision History	<mark>2</mark>
5 Available Options	
6 Pin Configurations	5
7 Specifications	
7.1 Absolute Maximum Ratings	6
7.2 Recommended Operating Conditions	<mark>6</mark>
7.3 Electrostatic Discharge Protection	6
7.4 Driver Electrical Characteristics	7
7.5 Driver Switching Characteristics	<mark>8</mark>
7.6 Receiver Electrical Characteristics	9
7.7 Receiver Switching Characteristics	10
7.8 Thermal Characteristics	11
7.9 Typical Characteristics	12
••	

8 Parameter Measurement Information	. 16
9 Device Information	. 19
9.1 LI-Power Standby Mode	.19
9.2 Function Tables.	.20
9.3 Equivalent Input and Output Schematic Diagrams	.21
10 Application and Implementation	. 22
10.1 Thermal Characteristics of IC Packages	.22
11 Device and Documentation Support.	.24
11.1 Receiving Notification of Documentation Updates.	.24
11.2 Support Resources	24
11.3 Trademarks	. 24
11.4 Electrostatic Discharge Caution	. 24
11.5 Glossary	. 24
12 Mechanical, Packaging, and Orderable	
Information	. 24

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	Changes from Revision E (October 2009) to Revision F (March 2023)	Page
•	Changed the Thermal Characteristics table	11
•	Changed the Typical Characteristics	12

С	hanges from Revision D (June 2008) to Revision E (October 2009)	Page
•	Changed text of feature bullet From: 3.3-V Devices Available, SN65HVD30-39 To: 3.3-V Devices Availa SN65HVD30-35	
•	Deleted all references to SN65HVD56, SN65HVD57, SN65HVD58, SN65HVD59 throughout the data s	heet 1
•	Deleted RECEIVER EQUALIZATION CHARACTERISTICS from the data sheet	
•	Changed scale of Figure 7-6	
•	Changed scale of Figure 7-7	12
•	Added Figure 7-11	12
•	Changed Figure 10-1	22
c	hanges from Revision C (July 2006) to Revision D (June 2008)	Page
•	Changed text of feature bullet From: Meets or Exceeds the Requirements of ANSI TIA/EIA-485-A and RS-422 Compatible To: Designed for RS-422 and RS485 Networks	
c	hanges from Revision B (May 2006) to Revision C (July 2006)	Page
•	Added Figure 7-10	12
•	Added Figure 7-12	12
С	hanges from Revision A (February 2006) to Revision B (May 2006)	Page
•	Added t <sub>sk(p)</sub> TYP Values	8
•	Added t <sub>sk(p)</sub> TYP Values Deleted t <sub>sk(p)</sub> MAX Values	<mark>8</mark>



С	hanges from Revision * (September 2005) to Revision A (February 2006)	Page
•	Changed the Description and illustration	1
	Changed device SN65HVD50, 51, and 52 SOIC Markings From Preview To 65HVD50, 65HVD51, and 65HVD52	
•	Changed V <sub>OD(RING)</sub> Max value From 0.05 V <sub>OD(SS)</sub>   To: 10% with the associated note	7
	Changed t <sub>r</sub> MIN value From: 25 ns To: 20 ns	
	Changed t <sub>f</sub> MIN value From: 25 ns To: 20 ns	
	Changed Supply Current - HVD50 MAX value From 8 mA To: 2.7 mA	
	Changed section LOW-POWER SHUTDOWN MODE To: LOW-POWER STANDBY MODE	



# **5** Available Options

SIGNALING RATE	UNIT LOADS	ENABLES	BASE PART NUMBER	SOIC MARKING
25 Mbps	1/2	No	SN65HVD50	65HVD50
5 Mbps	1/8	No	SN65HVD51	65HVD51
1 Mbps	1/8	No	SN65HVD52	65HVD52
25 Mbps	1/2	Yes	SN65HVD53	65HVD53
5 Mbps	1/8	Yes	SN65HVD54	65HVD54
1 Mbps	1/8	Yes	SN65HVD55	65HVD55



## **6** Pin Configurations





Figure 6-1. SN65HVD50, SN65HVD51, SN65HVD52

D PACKAGE (TOP VIEW)



NC - No internal connection




Figure 6-2. SN65HVD53, SN65HVD54, SN65HVD55

Copyright © 2023 Texas Instruments Incorporated

# 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup> (2)

		UNIT
V <sub>CC</sub>	Supply voltage range	–0.3 V to 6 V
V <sub>(A)</sub> , V <sub>(B)</sub> , V <sub>(Y)</sub> , V <sub>(Z)</sub>	Voltage range at any bus terminal (A, B, Y, Z)	–9 V to 14 V
V <sub>(TRANS)</sub>	Voltage input, transient pulse through 100 $\Omega$ . See Figure 8-12 (A, B, Y, Z) <sup>(3)</sup>	–50 to 50 V
VI	Voltage input range (D, DE, RE)	-0.5 V to 7 V
P <sub>D(cont)</sub>	Continuous total power dissipation	Internally limited <sup>(4)</sup>
lo	Output current (receiver output only, R)	11 mA

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

(3) This tests survivability only and the output state of the receiver is not specified.

(4) The thermal shutdown typically occurs when the junction temperature reaches 165°C.

## 7.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

				MIN	NOM	MAX	UNIT	
V <sub>CC</sub>	Supply voltage			4.5		5.5	V	
$V_{\rm I}$ or $V_{\rm IC}$	Voltage at any b	ous terminal (se	eparately or common mode)	-7 <sup>(1)</sup>		12	v	
		SN65HVD50	, SN65HVD53			25		
1/t <sub>UI</sub>	Signaling rate	SN65HVD51	, SN65HVD54			5	Mbps	
		SN65HVD52	, SN65HVD55			1		
RL	Differential load resistance			54	60		Ω	
V <sub>IH</sub>			D, DE, RE	2		V <sub>CC</sub>		
V <sub>IL</sub>			D, DE, RE	0		0.8	V	
V <sub>ID</sub>	Differential input	t voltage		-12		12		
	Lligh lovel outpu	it ourrant	Driver	-60			mA	
I <sub>OH</sub>	High-level output current		Receiver	-8			mA	
	Low-level output current		Driver			60	m۸	
I <sub>OL</sub>			Receiver			8	mA	
T <sub>J</sub> <sup>(2)</sup>	Junction temper	ature		-40		150	°C	

The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.
 See thermal characteristics table for information regarding this specification.

#### 7.3 Electrostatic Discharge Protection

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
Human body model	Bus terminals and GND		±16		
Human body model <sup>(2)</sup>	All pins		±4		kV
Charged-device-model <sup>(3)</sup>	All pins		±1		

(1) All typical values at 25°C and with a 5-V supply.

(2) Tested in accordance with JEDEC Standard 22, Test Method A114-A.

(3) Tested in accordance with JEDEC Standard 22, Test Method C101.



### 7.4 Driver Electrical Characteristics

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CON	DITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>I(K)</sub>	Input clamp voltage		I <sub>I</sub> = –18 mA		-1.5			
			I <sub>O</sub> = 0		4		$V_{CC}$	
N7 I	Chandry state differential			re 8-1 (RS-485)	1.7	2.6		
V <sub>OD(SS)</sub>	Steady-state differential	Sulput voltage	$R_L$ = 100 $\Omega$ , See Fig	ure 8-1 (RS-422)	2.4	3.2		
			$V_{\text{test}}$ = -7 V to 12 V,	See Figure 8-2	1.6			
Δ V <sub>OD(SS)</sub>	Change in magnitude of differential output voltage	,	R <sub>L</sub> = 54 Ω, See Figu 8-2	re 8-1 and Figure	-0.2		0.2	
V <sub>OD(RING)</sub>	Differential Output Voltage and undershoot	je overshoot	$R_L = 54 \Omega$ , $C_L = 50 \mu$ See Figure 8-3 for d				10% <mark>(2)</mark>	V
V <sub>OC(PP)</sub>	Peak-to-peak	HVD50, HVD53				0.5		
	common-mode	HVD51, HVD54	See Figure 8-4			0.4		
	output voltage HVD52, HVD55		1			0.4		
V <sub>OC(SS)</sub>	Steady-state common-m output voltage	ode	See Eigure 9.4		2.2		3.3	
$\Delta V_{OC(SS)}$	Change in steady-state ov voltage	common-mode output	- See Figure 8-4		-0.1		0.1	
	High-impedance state output current	HVD50, HVD51,	$V_{CC} = 0 V, V_Z \text{ or } V_Y = 0$ Other input at 0 V	= 12 V,			90	
		HVD52	$V_{CC} = 0 V, V_Z \text{ or } V_Y = 0$ Other input at 0 V	= -7 V,	-10			
$I_{Z(Z)}$ or $I_{Y(Z)}$		HVD53, HVD54,	$V_{CC} = 5 V \text{ or } 0 V,$ DE = 0 V V <sub>Z</sub> or V <sub>Y</sub> = 12 V	Other input			90	μA
		HVD55	$V_{CC} = 5 V \text{ or } 0 V,$ DE = 0 V V <sub>Z</sub> or V <sub>Y</sub> = -7 V	at 0 V	-10			
1	critical chart circuit cutrust current (3)		$V_Z$ or $V_Y$ = -7 V	Other input	-250		250	
$I_{Z(S)}$ or $I_{Y(S)}$	Short-circuit output curre	nu <sup>(*)</sup>	$V_Z \text{ or } V_Y = 12 \text{ V}$ at 0 V		-250	-250 2		mA
lı	Input current	D, DE			0		100	μA
C <sub>(OD)</sub>	Differential output capac	tance	V <sub>OD</sub> = 0.4 sin (4E6π DE at 0 V	t) + 0.5 V,		16		pF

(1) All typical values are at 25°C and with a 5-V supply.

(2) 10% of the peak-to-peak differential output voltage swing, per TIA/EIA-485

(3) Under some conditions of short-circuit to negative voltages, output currents exceeding the ANSI TIA/EIA-485-A maximum current of 250 mA may occur. Continuous exposure may affect device reliability.



#### 7.5 Driver Switching Characteristics

over recommended operating conditions unless otherwise noted

	PARAM	ETER	TEST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT		
		HVD50, HVD53		4	8	12			
t <sub>PLH</sub>	Propagation delay time, low- to-high-level output	HVD51, HVD54		20	29	46	ns		
		HVD52, HVD55		90	143	230			
		HVD50, HVD53		4	8	12			
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	HVD51, HVD54		20	30	46	ns		
	nigh-to-low-level output	HVD52, HVD55		90	143	230			
		HVD50, HVD53		3	6	12			
t <sub>r</sub>	Differential output signal rise time	HVD51, HVD54		20	34	60	ns		
		HVD52, HVD55	R <sub>L</sub> = 54 Ω, C <sub>L</sub> = 50 pF,	120	197	300			
		HVD50, HVD53	See Figure 8-5	3	6	11			
t <sub>f</sub>	Differential output signal fall time	HVD51, HVD54		20	33	60	ns		
	une	HVD52, HVD55		120	192	300			
		HVD50, HVD53			1.4		ns		
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> – t <sub>PLH</sub>  )	HVD51, HVD54			1.6				
		HVD52, HVD55			7.4				
t <sub>sk(pp)</sub> (2)	Part-to-part skew	HVD50, HVD53			1				
		HVD51, HVD54			4				
		HVD52, HVD55			22				
	Propagation delay	HVD53				30	ns		
t <sub>PZH1</sub>	time, high-impedance-to-	HVD54	$R_{\rm L}$ = 110 Ω, $\overline{\rm RE}$ at 0 V,			180			
	high-level output	HVD55	$R_L = 110 \Omega$ , RE at 0 V, See Figure 8-6			380			
	Propagation delay	HVD53	D = 3 V and S1 = Y,			16	-		
t <sub>PHZ</sub>	time, high-level-to-high-	HVD54	D = 0 V and S1 = Z			40			
	impedance output	HVD55				110	1		
	Propagation delay time,	HVD53				23			
t <sub>PZL1</sub>	high-impedance-to-low-level	HVD54	R <sub>L</sub> = 110 Ω, RE at 0 V,			200	ns		
	output	HVD55	See Figure 8-7			420			
	Propagation delay time,	HVD53	D = 3 V and S1 = Z,			19			
t <sub>PLZ</sub>	low-level-to-high-impedance	HVD54	D = 0 V and S1 = Y			70	ns		
	output	HVD55				160			
t <sub>PZH2</sub>	Propagation delay time, stand	dby-to-high-level output	$R_L$ = 110 Ω, $\overline{RE}$ at 3 V, See Figure 8-6 D = 3 V and S1 = Y, D = 0 V and S1 = Z	8-6 3300 J S1 = Y,			ns		
PZL2	Propagation delay time, stand	dby-to-low-level output	$R_L$ = 110 Ω, $RE$ at 3 V, See Figure 8-7 D = 3 V and S1 = Z, D = 0 V and S1 = Y			3300	ns		

(1) All typical values are at 25°C and with a 5-V supply.

 $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits. (2)

8



### 7.6 Receiver Electrical Characteristics

over recommended operating conditions unless otherwise noted

	PARAMETER	R	TEST CONDITIO	ONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going different threshold voltage	ential input	I <sub>O</sub> = -8 mA				-0.02	V
V <sub>IT-</sub>	Negative-going diffe threshold voltage	rential input	I <sub>O</sub> = 8 mA		-0.2			v
V <sub>hys</sub>	Hysteresis voltage (	V <sub>IT+</sub> - V <sub>IT-</sub> )				50		mV
V <sub>IK</sub>	Enable-input clamp	voltage	I <sub>I</sub> = –18 mA		-1.5			V
V			$V_{ID}$ = 200 mV, $I_O$ = –8 mA, Se	e Figure 8-8	4			V
Vo	Output voltage		V <sub>ID</sub> = –200 mV, I <sub>O</sub> = 8 mA, Se	e Figure 8-8			0.3	v
I <sub>O(Z)</sub>	High-impedance-sta	te output current	$V_0 = 0$ or $V_{CC} \overline{RE}$ at $V_{CC}$		-1		1	μA
			$V_A$ or $V_B$ = 12 V			0.19	0.3	
		HVD50,	$V_A$ or $V_B$ = 12 V, $V_{CC}$ = 0 V	Other input		0.24	0.4	···· A
		HVD53,	$V_A \text{ or } V_B = -7 \text{ V}$	at 0 V	-0.35	-0.19		mA
1	Due innut sumant		$V_A \text{ or } V_B = -7 \text{ V}, V_{CC} = 0 \text{ V}$		-0.25	-0.14		
I <sub>A</sub> or I <sub>B</sub>	Bus input current	HVD51, HVD52, HVD54, HVD55	$V_A \text{ or } V_B = 12 \text{ V}$			0.05	0.1	mA
			$V_A$ or $V_B$ = 12 V, $V_{CC}$ = 0 V	Other input		0.06	0.1	
			$V_A \text{ or } V_B = -7 \text{ V}$	at 0 V	-0.1	-0.05		
			$V_A$ or $V_B$ = -7 V, $V_{CC}$ = 0 V		-0.1	-0.03		
		1	V <sub>IH</sub> = 2 V		-60			μA
IIH	Input current, RE		V <sub>IL</sub> = 0.8 V		-60			μA
C <sub>ID</sub>	Differential input cap	pacitance	V <sub>ID</sub> = 0.4 sin (4E6πt) + 0.5 V, DE at 0 V			16		pF
Supply	Current				1		I	
		HVD50					2.7	
		HVD51, HVD52	D at 0 V or V <sub>CC</sub> and No Load				8	
		HVD53	RE at 0 V, D at 0 V or V <sub>CC</sub> , DB				2.3	mA
		HVD54, HVD55	No load (Receiver enabled an driver disabled)	ıd			2.9	
I <sub>CC</sub>	Supply current	HVD53, HVD54, HVD55	$\overline{RE}$ at V <sub>CC</sub> , D at V <sub>CC</sub> , DE at 0 No load (Receiver disabled ar driver disabled)			0.08	1	μA
		HVD53	RE at 0 V, D at 0 V or V <sub>CC</sub> , DE	∃ at V <sub>CC</sub> ,			2.7	
		HVD54, HVD55	No load (Receiver enabled an driver enabled)	ld			8	
		HVD53	RE at V <sub>CC</sub> , D at 0 V or V <sub>CC</sub> , D				2.3	mA
		HVD54, HVD55	No load (Receiver disabled ar driver enabled)				7.7	

(1) All typical values are at 25°C and with a 5-V supply.



### 7.7 Receiver Switching Characteristics

over recommended operating conditions unless otherwise noted

	PARAMETER		TEST CONDITIONS	ΜΙΝ ΤΥ	(P <sup>(1)</sup>	MAX	UNIT
	Dranagation dology time, low to	HVD50, HVD53			24	40	
t <sub>PLH</sub>	Propagation delay time, low-to- high-level output	HVD51, HVD52, HVD54, HVD55			43	55	
	Dropogation dology time, high to	HVD50, HVD53	-		26	35	
t <sub>PHL</sub>	Propagation delay time, high-to- low-level output	HVD51, HVD52, HVD54, HVD55			47	60	
		HVD50, HVD53	V <sub>ID</sub> = -1.5 V to 1.5 V, C <sub>I</sub> = 15 pF,			5	
t <sub>sk(p)</sub>	Pulse skew ( t <sub>PHL</sub> - t <sub>PLH</sub>  )	HVD51, HVD54	See Figure 8-9			7	
	<sub>sk(pp)</sub> <sup>(2)</sup> Part-to-part skew	HVD50, HVD53			5		
t <sub>sk(pp)</sub> (2)		HVD51, HVD54	-		6		
		HVD52, HVD55	-		6		ns
t <sub>r</sub>	Output signal rise time				2.3	4	
t <sub>f</sub>	Output signal fall time		-		2.4	4	
t <sub>PHZ</sub>	Output disable time from high leve		DE at 3 V, C <sub>1</sub> = 15 pF			17	
t <sub>PZH1</sub>	Output enable time to high level		See Figure 8-10	10			
t <sub>PZH2</sub>	Propagation delay time, standby-to	DE at 0 V, C <sub>L</sub> = 15 pF See Figure 8-10			3300		
t <sub>PLZ</sub>	Output disable time from low level		DE at 3 V, C <sub>1</sub> = 15 pF			13	
t <sub>PZL1</sub>	Output enable time to low level	See Figure 8-11			10		
t <sub>PZL2</sub>	Propagation delay time, standby-to	p-low-level output	DE at 0 V, C <sub>L</sub> = 15 pF See Figure 8-11			3300	

(1) All typical values are at 25°C and with a 5-V supply

(2) .t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices when both devices operate with the same supply voltages, at the same temperature, and have identical packages and test circuits.



### 7.8 Thermal Characteristics

	PARAMETER	RAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT	
	Junction-to-ambient	Low-K board	HVD51		230.8			
	thermal resistance		HVD53, HVD54, HVD55, HVD52, HVD50		-			
θ <sub>JA</sub>		High-K board	HVD51		135.1			
	Junction-to-ambient thermal resistance		HVD50, HVD52		116.7			
			HVD53, HVD54, HVD55		93.2		°C/W	
			HVD51		44.4		C/W	
$\theta_{JB}$	Junction-to-board thermal resistance	High-K board	HVD50, HVD52		63.4			
			HVD53, HVD54, HVD55		49.4			
			HVD51		43.5			
$\theta_{JC}$	Junction-to-case thermal resistance	No board	HVD50, HVD52		56.3			
			HVD53, HVD54, HVD55		47.5			
		$R_{L}$ = 60 $\Omega$ , $C_{L}$ = 50 pF,				420		
		Input to D a 50% duty cycle square wave at indicated signaling	HVD51 (10Mbps)			404		
		rate	HVD52 (1Mbps)			383		
PD	Device power dissipation	$R_{L}$ = 60 $\Omega$ , $C_{L}$ = 50 pF,	HVD53 (25Mbps)			420	mW	
		DE at V <sub>CC</sub> RE at 0 V, Input to D a 50% duty cycle	HVD54 (10Mbps)			404		
		square wave at indicated signaling rate	HVD55 (1Mbps)			383		
			HVD50	-40		55		
		Low-K board, No airflow	HVD51, HVD52	-40		84	*0	
T <sub>A</sub>	Ambient air temperature		HVD53, HVD54, HVD55	-40		85		
		High-K board, No airflow	HVD50, HVD51, HVD52	-40		85	°C	
			HVD53, HVD54, HVD55	-40		85		
T <sub>JSD</sub>	Thermal shutdown junctio	n temperature			165			


over operating free-air temperature range unless otherwise noted<sup>(1)</sup>

(1) See Application Information section for an explanation of these parameters.

#### SN65HVD50, SN65HVD51, SN65HVD52 SN65HVD53, SN65HVD54, SN65HVD55 SLLS666F – SEPTEMBER 2005 – REVISED MARCH 2023




### 7.9 Typical Characteristics





#### 7.9 Typical Characteristics (continued)




Submit Document Feedback 13

Product Folder Links: SN65HVD50 SN65HVD51 SN65HVD52 SN65HVD53 SN65HVD54 SN65HVD55




#### 7.9 Typical Characteristics (continued)





### 7.9 Typical Characteristics (continued)





1. The time  $t_{pZL}(x)$  is the measure from DE to  $V_{OD}(x)$ .  $V_{OD}$  is valid when it is greater than 1.5 V. Figure 7-12. Driver Enable Time From DE to  $V_{OD}$ 


Copyright © 2023 Texas Instruments Incorporated



#### 8 Parameter Measurement Information









 $V_{OD(RING)}$  is measured at four points on the output waveform, corresponding to overshoot and undershoot from the  $V_{OD(H)}$  and  $V_{OD(L)}$  steady state values.







Figure 8-3. V<sub>OD(RING)</sub> Waveform and Definitions











Generator: PRR = 500 kHz, 50% Duty Cycle,  $t_r$  <6 ns,  $t_f$  <6 ns,  $Z_0$  = 50  $\Omega$ 





Generator: PRR = 500kHz, 50% Duty Cycle, t<sub>r</sub><6 ns, t<sub>f</sub> < 6ns, Z<sub>0</sub> = 50  $\Omega$  C<sub>1</sub> Includes Fixture and Instrumentation Capacitance

#### Figure 8-6. Driver High-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms



Generator: PRR = 500 kHz, 50% Duty Cycle, t  $_{\rm r}$  <6 ns, t  $_{\rm f}$  <6 ns, Z  $_{\rm o}$  = 50  $\Omega$ 

#### Figure 8-7. Driver Low-Level Output Enable and Disable Time Test Circuit and Voltage Waveforms




Figure 8-8. Receiver Voltage and Current Definitions

Product Folder Links: SN65HVD50 SN65HVD51 SN65HVD52 SN65HVD53 SN65HVD54 SN65HVD55








Figure 8-9. Receiver Switching Test Circuit and Voltage Waveforms




Generator:  $P_{RR}$  = 500 kHz, 50%, Duty Cycle,  $t_r$  < 6 ns,  $t_f$  < 6 ns,  $Z_0$  = 50  $\Omega$ 

#### Figure 8-10. Receiver High-Level Enable and Disable Time Test Circuit and Voltage Waveforms



Generator: P<sub>RR</sub> = 500 kHz, 50%, Duty Cycle,  $t_r$  < 6 ns,  $t_f$  < 6 ns,  $Z_0$  = 50  $\Omega$ 

#### Figure 8-11. Receiver Low-Level Enable and Disable Time Test Circuit and Voltage Waveforms







# 9 Device Information

### 9.1 LI-Power Standby Mode

When both the driver and receiver are disabled (DE low and  $\overline{RE}$  high) the device is in standby mode. If the enable inputs are in this state for less than 60 ns, the device does not enter standby mode. This guards against inadvertently entering standby mode during driver/receiver enabling. Only when the enable inputs are held in this state for 300 ns or more, the device is assured to be in standby mode. In this low-power standby mode, most internal circuitry is powered down, and the supply current is typically less than 1 nA. When either the driver or the receiver is re-enabled, the internal circuitry becomes active.




Figure 9-1. Low-Power Standby Logic Diagram

If only the driver is re-enabled (DE transitions to high) the driver outputs are driven according to the D input after the enable times given by  $t_{PZH2}$  and  $t_{PZL2}$  in the driver switching characteristics. If the D input is open when the driver is enabled, the driver outputs defaults to A high and B low, in accordance with the driver failsafe feature.

If only the receiver is re-enabled ( $\overline{RE}$  transitions to low) the receiver output is driven according to the state of the bus inputs (A and B) after the enable times given by  $t_{PZH2}$  and  $t_{PZL2}$  in the receiver switching characteristics. If there is no valid state on the bus the receiver responds as described in the failsafe operation section.

If both the receiver and driver are re-enabled simultaneously, the receiver output is driven according to the state of the bus inputs (A and B) and the driver output is driven according to the D input. Note that the state of the active driver affects the inputs to the receiver. Therefore, the receiver outputs are valid as soon as the driver outputs are valid.

Copyright © 2023 Texas Instruments Incorporated



#### 9.2 Function Tables

#### Table 9-1. SN65HVD53, SN65HVD54, SN65HVD55 DRIVER

IN	PUTS	OUTPUTS				
D	DE	Y	Z			
н	Н	Н	L			
L	Н	L	Н			
Х	L or open	Z	Z			
Open	Н	L	Н			

#### Table 9-2. SN65HVD53, SN65HVD54, SN65HVD55 RECEIVER

DIFFERENTIAL INPUTS $V_{ID} = V_{(A)} - V_{(B)}$	ENABLE RE	OUTPUT R
$V_{ID} \le -0.2 V$	L	L
$-0.2 \text{ V} < \text{V}_{\text{ID}} < -0.02 \text{ V}$	L	?
-0.02 V ≤ V <sub>ID</sub>	L	Н
X	H or open	Z
Open Circuit	L	Н
Idle circuit	L	Н
Short Circuit, V <sub>(A)</sub> = V <sub>(B)</sub>	L	Н

#### Table 9-3. SN65HVD50, SN65HVD51, SN65HVD52 DRIVER


	OUTPUTS							
INPUT D	Y	Z						
Н	Н	L						
L	L	Н						
Open	L	Н						

#### Table 9-4. SN65HVD50, SN65HVD51, SN65HVD52 RECEIVER

DIFFERENTIAL INPUTS $V_{ID} = V_{(A)} - V_{(B)}$	OUTPUT R
$V_{ID} \le -0.2 V$	L
-0.2 V < V <sub>ID</sub> < -0.02 V	?
-0.02 V ≤ V <sub>ID</sub>	Н
Open Circuit	Н
Idle circuit	Н
Short Circuit, $V_{(A)} = V_{(B)}$	Н



## 9.3 Equivalent Input and Output Schematic Diagrams



	R1/R2	R3
SN65HVD50, SN65HVD53	9 kΩ	45 kΩ
SN65HVD51, SN65HVD52, SN65HVD54, SN65HVD55	36 kΩ	180 kΩ

Copyright © 2023 Texas Instruments Incorporated

Submit Document Feedback 21

Product Folder Links: SN65HVD50 SN65HVD51 SN65HVD52 SN65HVD53 SN65HVD54 SN65HVD55



### **10** Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### **10.1 Thermal Characteristics of IC Packages**

 $\theta_{JA}$  (Junction-to-Ambient Thermal Resistance) is defined as the difference in junction temperature to ambient temperature divided by the operating power.

 $\theta_{JA}$  is not a constant and is a strong function of:

- the PCB design (50% variation)
- altitude (20% variation)
- device power (5% variation)

 $\theta_{JA}$  can be used to compare the thermal performance of packages if the specific test conditions are defined and used. Standardized testing includes specification of PCB construction, test chamber volume, sensor locations, and the thermal characteristics of holding fixtures.  $\theta_{JA}$  is often misused when it is used to calculate junction temperatures for other installations.

TI uses two test PCBs as defined by JEDEC specifications. The low-k board gives *average* in-use condition thermal performance, and it consists of a single copper trace layer 25 mm long and 2-oz thick. The high-k board gives best *case* in-use condition, and it consists of two 1-oz buried power planes with a single copper trace layer 25 mm long and 2-oz thick. A 4% to 50% difference in  $\theta_{JA}$  can be measured between these two test cards

 $\theta_{JC}$  (Junction-to-Case Thermal Resistance) is defined as difference in junction temperature to case divided by the operating power. It is measured by putting the mounted package up against a copper block cold plate to force heat to flow from die, through the mold compound into the copper block.

 $\theta_{JC}$  is a useful thermal characteristic when a heatsink applied to package. It is *not* a useful characteristic to predict junction temperature because it provides pessimistic numbers if the case temperature is measured in a nonstandard system and junction temperatures are backed out. It can be used with  $\theta_{JB}$  in 1-dimensional thermal simulation of a package system.

 $\theta_{JB}$  (Junction-to-Board Thermal Resistance) is defined as the difference in the junction temperature and the PCB temperature at the center of the package (closest to the die) when the PCB is clamped in a cold-plate structure.  $\theta_{JB}$  is only defined for the high-k test card.

 $\theta_{JB}$  provides an overall thermal resistance between the die and the PCB. It includes a bit of the PCB thermal resistance (especially for BGA's with thermal balls) and can be used for simple 1-dimensional network analysis of package system, see Figure 10-1.




Figure 10-1. Thermal Resistance

Copyright © 2023 Texas Instruments Incorporated



## 11 Device and Documentation Support

#### **11.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **11.2 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 11.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **11.4 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

#### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN65HVD50D	NRND	SOIC	D	8	75	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP50	
SN65HVD50DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP50	Samples
SN65HVD51D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP51	
SN65HVD51DR	LIFEBUY	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP51	
SN65HVD52D	NRND	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP52	
SN65HVD52DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	VP52	Samples
SN65HVD53D	NRND	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD53	
SN65HVD53DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD53	Samples
SN65HVD54D	NRND	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD54	
SN65HVD54DG4	NRND	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD54	
SN65HVD54DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD54	Samples
SN65HVD55D	LIFEBUY	SOIC	D	14	50	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD55	
SN65HVD55DR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	65HVD55	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



#### www.ti.com

# PACKAGE OPTION ADDENDUM

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


www.ti.com

Texas

STRUMENTS

#### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD50DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD50DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD51DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD52DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD52DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD53DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65HVD54DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65HVD55DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

7-Oct-2023




Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD50DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD50DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD51DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD52DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD52DR	SOIC	D	8	2500	356.0	356.0	35.0
SN65HVD53DR	SOIC	D	14	2500	356.0	356.0	35.0
SN65HVD54DR	SOIC	D	14	2500	350.0	350.0	43.0
SN65HVD55DR	SOIC	D	14	2500	356.0	356.0	35.0

## TEXAS INSTRUMENTS

www.ti.com

7-Oct-2023

## TUBE



## - B - Alignment groove width

#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN65HVD50D	D	SOIC	8	75	506.6	8	3940	4.32
SN65HVD51D	D	SOIC	8	75	506.6	8	3940	4.32
SN65HVD52D	D	SOIC	8	75	506.6	8	3940	4.32
SN65HVD53D	D	SOIC	14	50	505.46	6.76	3810	4
SN65HVD54D	D	SOIC	14	50	505.46	6.76	3810	4
SN65HVD54DG4	D	SOIC	14	50	505.46	6.76	3810	4
SN65HVD55D	D	SOIC	14	50	505.46	6.76	3810	4

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



# **D0008A**



# **PACKAGE OUTLINE**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
  Reference JEDEC registration MS-012, variation AA.



# D0008A

# **EXAMPLE BOARD LAYOUT**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# D0008A

# **EXAMPLE STENCIL DESIGN**

# SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated