HIGH-SPEED 3.3V 512K x 18 RENESAS **SYNCHRONOUS BANK-SWITCHABLE DUAL-PORT STATIC RAM** WITH 3.3V OR 2.5V INTERFACE


Features:

- 512K x 18 Synchronous Bank-Switchable Dual-ported SRAM Architecture
 - 64 independent 8K x 18 banks
 - 9 megabits of memory on chip
- Bank access controlled via bank address pins
- High-speed data access
 - Commercial: 3.4ns (200MHz)/3.6ns (166MHz)/ 4.2ns (133MHz) (max.)
 - Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)
- Selectable Pipelined or Flow-Through output mode
- Counter enable and repeat features
- Dual chip enables allow for depth expansion without additional logic
- Full synchronous operation on both ports
 - 5ns cycle time, 200MHz operation (14Gbps bandwidth)
 - Fast 3.4ns clock to data out

1.5ns setup to clock and 0.5ns hold on all control, data, and address inputs @ 200MHz

70V7339S

- Data input, address, byte enable and control registers
- Self-timed write allows fast cycle time
- Separate byte controls for multiplexed bus and bus matching compatibility
- LVTTL- compatible, 3.3V (±150mV) power supply for core
- LVTTL compatible, selectable 3.3V (±150mV) or 2.5V (±100mV) power supply for I/Os and control signals on each port
- Industrial temperature range (-40°C to +85°C) is available at 166MHz and 133MHz
- Available in 208-pin fine pitch Ball Grid Array (fpBGA) and 256-pin Ball Grid Array (BGA)
- Supports JTAG features compliant with IEEE 1149.1
- ٠ Green parts available, see ordering information



OCTOBER 2019

NOTE:

for details.

Description:

The IDT70V7339 is a high-speed 512Kx18 (9Mbit) synchronous Bank-Switchable Dual-Ported SRAM organized into 64 independent 8Kx18 banks. The device has two independent ports with separate control, address, and I/O pins for each port, allowing each port to access any 8Kx18 memory block not already accessed by the other port. Accesses by the ports into specific banks are controlled via the bank address pins under the user's direct control.

Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times. With an input data

register, the IDT70V7339 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by CE0 and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. The dual chip enables also facilitate depth expansion.

The 70V7339 can support an operating voltage of either 3.3V or 2.5V on one or both ports, controllable by the OPT pins. The power supply for the core of the device(VDD) remains at 3.3V. Please refer also to the functional description on page 18.

5628 drw 02c

A1	A2	A3	^{A4}	A5	^{Аб}	A7	A8	^{A9}	A10	A11	A12	A13	A14	^{A15}	A16	A17
IO9L	NC	Vss	TDO	NC	ВАзь	A12L	A8L	NC	Vdd	CLKL	CNTENL	A4L	Aol	OPTL	NC	Vss
B1	^{B2}	B3	^{B4}	B5	B6	B7	B8	B9	B10	B11	B12	B13	^{B14}	^{b15}	b16	^{B17}
NC	Vss	NC	TDI	BA4L	BA0L	A9L	NC	CE0L	Vss	ADSL	A5L	A1L	Vss	Vddqr	I/O8l	NC
c1	c2	c3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16	C17
Vddql	I/O9r	Vddqr	PL/FT∟	BA5L	BA1L	A10L	UBL	CE1L	Vss	R/WL	A6L	A2L	Vdd	I/O8R	NC	Vss
D1	D2	d3	D4	d5	D6	D7	d8	d9	D10	D 1 1	D12	D13	D14	d15	d16	d17
NC	Vss	I/O10L	NC	BA2l	A11L	A7L	TBL	Vdd	OEL	REPEATL	A3L	Vdd	NC	Vddql	I/O7l	I/O7r
e1 I/O11L	E2 NC	e3 Vddqr	e4 I/O10r										e14 I/O6l	E15 NC	E16 Vss	E17 NC
f1 Vddql	F2 I/O11R	F3 NC	F4 Vss										F14 Vss	f15 I/O6r	F16 NC	F17 Vddqr
G1 NC	G2 Vss	G3 I/O12L	G4 NC										G14 NC	g15 Vddql	G16 I/O5l	G17 NC
h1 Vdd	H2 NC	h3 Vddqr	h4 I/O12R		(5)					H14 Vdd	H15 NC	H16 Vss	h17 I/O5r			
j1 Vddql	J2 Vdd	_{J3} Vss	J4 Vss				BF	G20	8 ⁽⁵⁾				J14 Vss	J15 Vdd	J16 Vss	j17 Vddqr
k1 I/O14R	K2 Vss	k3 I/O13R	^{K4} Vss				208-F Tor	Pin fp Viev		L.			k14 I/O3r	k15 Vddql	^{k16} I/O4r	K17 Vss
L1 NC	l2 I/O14L	l3 Vddqr	l4 I/O13L						L14 NC	l15 I/O3l	L16 Vss	l17 I/O4l				
M1	M2	M3	^{M4}						M14	M15	m16	^{M17}				
Vddql	NC	I/O15R	Vss						Vss	NC	I/O2r	Vddqr				
N1 NC	N2 Vss	N3 NC	n4 I/O15L										N14 I/O1R	n15 Vddql	N16 NC	N17 I/O2L
P1	p2	p3	P4	^{P5}	^{Р6}	P7	P8	P9	P10	P11	P12	P13	P14	P15	P16	P17
I/O16R	I/O16L	Vddqr	NC	TRST	ВАзк	A12R	A8R	NC	Vdd	CLKR	CNTENR	A 4R	NC	I/O1L	Vss	NC
R1	R2	r3	^{R4}	R5									R14	r15	r16	r17
Vss	NC	I/O17r	TCK	BA4R									Vss	Vddql	I/Oor	Vddqr
T1	t2	t3	^{T4}	t5	t6	T7	t8	^{T9}	^{T10}	t11	T12	T13	^{T14}	T15	^{T16}	T17
NC	I/O17L	Vddql	TMS	BA5r	BA1r	A10R	UBr	CE1R	Vss	R/Wr	A 6R	A 2R	Vss	NC	Vss	NC
U1	U2	uз	U4	U5	U6	U7	u8	U9	U10	U11	U12	U13	U14	U15	U16	U17
Vss	NC	PL/FTr	NC	BA2R	A11R	A7R	LBr	Vdd	OEr	REPEATR	A3R	Aor	Vdd	OPTR	NC	I/Ool

Pin Configuration^(1,2,3,4)

NOTES:

- 1. All VDD pins must be connected to 3.3V power supply.
- 2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).
- 3. All Vss pins must be connected to ground supply.
- 4. Package body is approximately 15mm x 15mm x 1.4mm with 0.8mm ball pitch.
- 5. This package code is used to reference the package diagram. 6.
 - This text does not indicate orientation of the actual part-marking



High Spor

Pin Configuration^(1,2,3,4) (con't.)

70V7339 BC256⁽⁵⁾ BCG256⁽⁵⁾

256-Pin BGA Top View⁽⁶⁾

A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16
NC	TDI	NC	BA4L	A5 BA1∟	A11L	A8L	NC	CE1L	OEL			A2L	Aol	NC	NC
B1	B2	^{B3}	B4	^{B5}	B6	B7	B8	B9	^{B10}	B11	B12	B13	B14	B15	^{B16}
NC	NC	TDO	BA5L	BA2L	A12L	A9L	UBl	CE0L	R∕₩L	REPEATL	A4L	A1L	Vdd	NC	NC
C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	С13	C14	C15	C16
NC	I/O9L	Vss	BA3L	BA0L	A10L	A7L	NC	TBL	CLK∟	ĀDS∟	A6L	Аз∟	OPT∟	NC	I/O8L
D1	d2	D3	D4	d5	d6	d7	d8	d9	d10	d11	d12	D13	D14	D15	d16
NC	I/O9r	NC	PL∕FT∟	Vddql	Vddql	Vddqr	Vddqr	Vddql	Vddql	Vddqr	Vddqr	Vdd	NC	NC	I/O8R
e1	e2	E3	e4	e5	e6	e7	E8	^{E9}	E10	E11	E12	e13	E14	e15	e16
I/O10r	I/O10L	NC	Vddql	Vdd	Vdd	Vss	Vss	Vss	Vss	VDD	Vdd	Vddqr	NC	I/O7l	I/O7r
F1	F2	f3	f4	f5	^{F6}	F7	^{F8}	^{F9}	F10	F11	F12	f13	F14	F15	F16
I∕O11L	NC	I/O11R	Vddql	Vdd	Vss	Vss	Vss	Vss	Vss	Vss	Vdd	Vddqr	I/O6R	NC	I/O6L
G1	G2	G3	g4	G5	G6	G7	G8	^{G9}	G10	G11	G12	g13	G14	G15	G16
NC	NC	I/O12L	Vddqr	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddql	I/O5L	NC	NC
H1	h2	нз	h4	H5	H6	H7	H8	H9	H10	H11	H12	h13	^{H14}	H15	h16
NC	I/O12R	NC	Vddqr	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddql	NC	NC	I/O5r
J1	J2	j3	j4	J5	J6	_{J7}	_{J8}	^{J9}	J10	J11	J12	j13	J14	j15	J16
I∕O13L	I/O14R	I/O13R	Vddql	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddqr	I/O4r	I/O3r	I/O4L
кı	K2	кз	k4	K5	K6	к7	ка	к9	K10	K11	K12	k13	K14	K15	к16
NC	NC	I/O14L	Vddql	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vss	Vddqr	NC	NC	І/Оз∟
l1	L2	l3	l4	l5	L6	L7	L8	L9	L10	L11	l12	l13	l14	L15	l16
I/O15L	NC	I/O15R	Vddqr	Vdd	Vss	Vss	Vss	Vss	Vss	Vss	Vdd	Vddql	I/O2l	NC	I/O2R
м1	m2	^{мз}	^{m4}	M5	M6	M7	M8	M9	M10	M11	M12	M13	^{M14}	м15	M16
I/O16R	I/O16L	NC	Vddqr	Vdd	Vdd	Vss	Vss	Vss	Vss	Vdd	Vdd	Vddql	I/O1r	I/O1L	NC
N1	N2	N3	N4	^{N5}	^{N6}	n7	n8	N9	n10	N11	n12	N13	N14	n15	N16
NC	I/O17R	NC	PL/FTR	Vddqr	Vddqr	Vddql	Vddql	Vddqr	Vddqr	Vddql	Vddql	Vdd	NC	I/Oor	NC
P1	p2	P3	P4	P5	P6	P7	P8	^{P9}	P10	^{P11}	P12	Р13	P14	P15	p16
NC	I/O17L	TMS	BA3R	BA0R	A10R	A 7R	NC	TBr	CLKR	ADSr	A 6R	А ЗR	NC	NC	I/Ool
^{R1}	R2	^{R3}	R4	^{R5}	R6	R7	r8	R9	^{R10}	r11	R12	R13	^{R14}	R15	^{R16}
NC	NC	TRST	BA5R	BA2R	A12R	A 9R	UBr	CE0R	R/WR	REPEATR	A 4R	A 1R	OPTR	NC	NC
T1	T2	тз	T4	^{T5}	т6	T7	T8	^{T9}	T10	t11	T12	T13	T14	^{T15}	^{т16}
NC	TCK	NC	BA4R	BA1R	А11R	A8R	NC	CE1R	OEr	CNTENR	A 5R	A2R	Aor	NC	NC

5628 drw 02d

NOTES:

1. All VDD pins must be connected to 3.3V power supply.

2. All VDDQ pins must be connected to appropriate power supply: 3.3V if OPT pin for that port is set to VIH (3.3V), and 2.5V if OPT pin for that port is set to VIL (0V).

3. All Vss pins must be connected to ground supply.

- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

^{4.} Package body is approximately 17mm x 17mm x 1.4mm, with 1.0mm ball-pitch.

/UV/339

nign-speed

PinNames								
Left Port	Right Port	Names						
CEOL, CEIL	CEOR, CE1R	Chip Enables						
R/WL	R/WR	Read/Write Enable						
ŌĒL	ŌĒr	Output Enable						
BAOL - BA5L	BAOR - BASR	Bank Address ⁽⁴⁾						
Aol - A12L	A0R - A12R	Address						
I/O0L - I/O17L	I/O0r - I/O17r	Data Input/Output						
CLKL	CLKR	Clock						
PL/FTL	PL/FTr	Pipeline/Flow-Through						
ĀDĪSL	ADS _R	Address Strobe Enable						
CNTEN L		Counter Enable						
REPEATL	REPEATR	Counter Repeat ⁽³⁾						
LBL, UBL	$\overline{LB}_{R}, \overline{U}\overline{B}_{R}$	Byte Enables (9-bit bytes)						
VDDQL	VDDQR	Power (I/O Bus) (3.3V or 2.5V) $^{(1)}$						
OPTL	OPTR	Option for selecting VDDax ^(1,2)						
V	DD	Power (3.3V) ⁽¹⁾						
V	'ss	Ground (0V)						
T	DI	Test Data Input						
Т	DO	Test Data Output						
Т	СК	Test Logic Clock (10MHz)						
Т	MS	Test Mode Select						
TF	RST	Reset (Initialize TAP Controller)						

5628 tbl 01

NOTES:

- VDD, OPTx, and VDDox must be set to appropriate operating levels prior to applying inputs on the I/Os and controls for that port.
- 2. OPTx selects the operating voltage levels for the I/Os and controls on that port. If OPTx is set to VIH (3.3V), then that port's I/Os and controls will operate at 3.3V levels and VDDox must be supplied at 3.3V. If OPTx is set to VIL (0V), then that port's I/Os and address controls will operate at 2.5V levels and VDDox must be supplied at 2.5V. The OPT pins are independent of one another—both ports can operate at 3.3V levels, both can operate at 2.5V levels, or either can operate at 3.3V with the other at 2.5V.
- When REPEATx is asserted, the counter will reset to the last valid address loaded via ADSx.
- 4. Accesses by the ports into specific banks are controlled by the bank address pins under the user's direct control: each port can access any bank of memory with the shared array that is not currently being accessed by the opposite port (i.e., BA0L BA5L ≠ BA0R BA5R). In the event that both ports try to access the same bank at the same time, neither access will be valid, and data at the two specific addresses targeted by the ports within that bank may be corrupted (in the case that either or both ports are writing) or may result in invalid output (in the case that both ports are trying to read).

UV/3395 July Creased E10K w 10 Cymalwer awa Dard

Truth Table I—Read/Write and Enable Control^(1,2,3,4)

OE ³	CLK	CE ₀	CE1	ŪB	LB	R∕ ₩	Upper Byte I/O9-17	Lower Byte I/O0-8	MODE
х	Ŷ	Н	х	х	х	х	High-Z	High-Z	Deselected–Power Down
х	Ŷ	Х	L	Х	Х	Х	High-Z	High-Z	Deselected-Power Down
х	Ŷ	L	Н	н	Н	х	High-Z	High-Z	All Bytes Deselected
х	↑	L	Н	н	L	L	High-Z	Din	Write to Lower Byte Only
х	\leftarrow	L	Н	Ц	Н	L	Din	High-Z	Write to Upper Byte Only
х	\uparrow	L	Н	Ц	L	L	DIN	Din	Write to both Bytes
L	\leftarrow	L	Н	н	L	Н	High-Z	Dout	Read Lower Byte Only
L	\leftarrow	L	Н	Ц	Н	Н	Dout	High-Z	Read Upper Byte Only
L	Ŷ	L	Н	L	L	Н	Dout	Dout	Read both Bytes
Н	х	х	х	х	Х	х	High-Z	High-Z	Outputs Disabled

NOTES:

1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. ADS, CNTEN, REPEAT are set as appropriate for address access. Refer to Truth Table II for details.

3. \overline{OE} is an asynchronous input signal.

4. It is possible to read or write any combination of bytes during a given access. A few representative samples have been illustrated here.

110111	1							
Address	Previous Address	Addr Used	CLK	ADS	CNTEN		I/O ⁽³⁾	MODE
An	х	An	Ŷ	L ⁽⁴⁾	х	Н	Dvo (n)	External Address Used
х	An	An + 1	Ŷ	Н	L ⁽⁵⁾	Н	Dvo(n+1)	Counter Enabled—Internal Address generation
х	An + 1	An + 1	Ŷ	Н	н	Н	Dvo(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
х	х	An	Ŷ	х	Х	L ⁽⁴⁾	Di/0(0)	Counter Set to last valid ADS load

Truth Table II—Address and Address Counter Control^(1,2,7)

5628 tbl 03

NOTES: 1. "H" = VIH, "L" = VIL, "X" = Don't Care.

2. Read and write operations are controlled by the appropriate setting of $R\overline{W}$, \overline{CE}_0 , CE_1 , $\overline{UB}/\overline{LB}$ and \overline{OE} .

3. Outputs configured in flow-through output mode: if outputs are in pipelined mode the data out will be delayed by one cycle.

4. ADS and REPEAT are independent of all other memory control signals including CE0, CE1 and UB/LB

5. The address counter advances if CNTEN = VIL on the rising edge of CLK, regardless of all other memory control signals including CEo, CE1, UB/LB.

6. When REPEAT is asserted, the counter will reset to the last valid address loaded via ADS. This value is not set at power-up: a known location should be loaded via ADS during initialization if desired. Any subsequent ADS access during operations will update the REPEAT address location.

7. The counter includes bank address and internal address. The counter will advance across bank boundaries. For example, if the counter is in Bank 0, at address FFFh, and is advanced one location, it will move to address 0h in Bank 1. By the same token, the counter at FFFh in Bank 63 will advance to 0h in Bank 0. Refer to Timing Waveform of Counter Repeat, page 17. Care should be taken during operation to avoid having both counters point to the same bank (i.e., ensure BAoL - BAsL ≠ BAOR - BAsR), as this condition will invalidate the access for both ports. Please refer to the functional description on page 18 for details.

5628 tbl 02

ah-Spood 519K y 18 Synch

Dual-Port Static RAM

Recommended Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	Vdd
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 150mV
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 150mV

NOTE:

1. This is the parameter TA. This is the "instant on" case temperature.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	50	mA
NOTES			5628 tbl 06

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. VTERM must not exceed VDD + 150mV for more than 25% of the cycle time or 4ns maximum, and is limited to \leq 20mA for the period of VTERM \geq VDD + 150mV.

Recommended DC Operating Conditions with VDDQ at 2.5V

Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Core Supply Voltage	3.15	3.3	3.45	V
VDDQ	I/O Supply Voltage ⁽³⁾	2.4	2.5	2.6	V
Vss	Ground	0	0	0	V
Vн	Input High Voltage (Address & Control Inputs)	1.7		V DDQ + 100m $V^{(2)}$	V
Vн	Input High Voltage - I/O ⁽³⁾	1.7	_	$V_{DDQ} + 100 mV^{(2)}$	۷
VIL	Input Low Voltage	-0.3 ⁽¹⁾		0.7	V

NOTES:

5628 tbl 04

1. Undershoot of VIL $_{\geq}$ -1.5V for pulse width less than 10ns is allowed.

2. VTERM must not exceed VDDQ + 100mV.

 To select operation at 2.5V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to VIL (0V), and VDDQX for that port must be supplied as indicated above.

5628 tb1 05a

Recommended DC Operating Conditions with VDDQ at 3.3V

Parameter	Min.	Тур.	Max.	Unit
Core Supply Voltage	3.15	3.3	3.45	V
I/O Supply Voltage ⁽³⁾	3.15	3.3	3.45	V
Ground	0	0	0	V
Input High Voltage (Address & Control Inputs) ⁽³⁾	2.0		VDDQ + 150mV ⁽²⁾	V
Input High Voltage - I/O ⁽³⁾	2.0		$V_{DDQ} + 150 m V^{(2)}$	V
Input Low Voltage	-0.3 ⁽¹⁾		0.8	V
	Core Supply Voltage I/O Supply Voltage ⁽³⁾ Ground Input High Voltage (Address & Control Inputs) ⁽³⁾ Input High Voltage - I/O ⁽³⁾	Core Supply Voltage3.15I/O Supply Voltage3.15Ground0Input High Voltage (Address & Control Inputs) ⁽⁶⁾ 2.0Input High Voltage - I/O ⁽³⁾ 2.0	Core Supply Voltage3.153.3I/O Supply Voltage3.153.3I/O Supply Voltage00Ground00Input High Voltage2.0Input High Voltage - I/O ⁽³⁾ 2.0	Core Supply Voltage 3.15 3.3 3.45 I/O Supply Voltage ⁽³⁾ 3.15 3.3 3.45 Ground 0 0 0 Input High Voltage (Address & Control Inputs) ⁽³⁾ 2.0 VDDQ + 150mV ⁽²⁾ Input High Voltage - I/O ⁽³⁾ 2.0 VDDQ + 150mV ⁽²⁾

NOTES:

1. Undershoot of VIL $_{\geq}$ -1.5V for pulse width less than 10ns is allowed.

2. VTERM must not exceed VDDQ + 150mV.

3. To select operation at 3.3V levels on the I/Os and controls of a given port, the OPT pin for that port must be set to VIH (3.3V), and VDDox for that port must be supplied as indicated above.

70V7339S

Capacitance⁽¹⁾ (TA = +25°C, F = 1.0MHz) PQFP ONLY

ĺ	Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
	CĩN	Input Capacitance	VIN = 3dV	8	pF
	Cout ⁽³⁾	Output Capacitance	Vout = 3dV	10.5	pF

NOTES:

1. These parameters are determined by device characterization, but are not production tested.

2. 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.

3. COUT also references CI/O.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($V_{DD} = 3.3V \pm 150 \text{ mV}$)

			70V7	7339S		
Symbol	Parameter	Parameter Test Conditions				
Lu	Input Leakage Current ⁽¹⁾	VDDQ = Max., VIN = 0V to VDDQ		10	μA	
llo	Output Leakage Current ⁽¹⁾	$\overline{C}\overline{E}_0$ = ViH or CE1 = ViL, Vout = 0V to VDDQ		10	μA	
Vol (3.3V)	Output Low Voltage ⁽²⁾	IOL = +4mA, VDDQ = Min.		0.4	v	
Vон (3.3V)	Output High Voltage ⁽²⁾	IOH = -4mA, VDDQ = Min.	2.4		v	
Vol (2.5V)	Output Low Voltage ⁽²⁾	IOL = +2mA, VDDQ = Min.		0.4	v	
Vон (2.5V)	Output High Voltage ⁽²⁾	IOH = -2mA, VDDQ = Min.	2.0		v	

5628 tbl 08

5628 tbl 07

NOTES:

1. At VDD \leq 2.0V leakages are undefined.

2. VDDQ is selectable (3.3V/2.5V) via OPT pins. Refer to page 4 for details.

707733

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁵⁾ (VDD = 3.3V ± 150mV)

					70V7339S200 ⁽⁷⁾ 70V7339S166 Com'l Only Com'l & Ind				m'l	70V73 Co &	
Symbol	Parameter	Test Condition	Versio	on	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Unit
IDD	Dynamic Operating	\overline{CE}_{L} and $\overline{CE}_{R=}$ VL,	COM'L	S	815	950	675	790	550	645	mA
	Current (Both Ports Active)	Outputs Disabled, f = fMAX ⁽¹⁾	IND	S			675	830	550	675	
ISB1	Standby Current	$\overline{CE}_{L} = \overline{CE}_{R} = V_{H}$	COM'L	S	340	410	275	340	250	295	mA
	(Both Ports - TTL Level Inputs)	$f = fMAX^{(1)}$	IND	S	_		275	355	250	310	
ISB2	Standby Current	\overline{CE} "A" = VIL and \overline{CE} "B" = VIH ⁽³⁾	COM'L	S	690	770	515	640	460	520	mA
	(One Port - TTL Level Inputs)	Active Port Outputs Disabled, f=fMAX ⁽¹⁾	IND	S	_		515	660	460	545	
ISB3	Full Standby Current	Both Ports \overline{CE}_{L} and $\overline{CE}_{R} \ge VDDQ - 0.2V$,	COM'L	S	10	30	10	30	10	30	mA
	(Both Ports - CMOS Level Inputs)	$\label{eq:VIN_solution} \begin{array}{l} \text{VIN} \geq \text{VDDQ} \mbox{ - } 0.2 \text{V} \mbox{ or } \text{VIN} \leq 0.2 \text{V}, \\ f = 0^{(2)} \end{array}$	IND	S		-	10	40	10	40	
ISB4	Full Standby Current (One Port - CMOS	$\overline{CE}^*A^* \le 0.2V$ and $\overline{CE}^*B^* \ge VDDQ - 0.2V^{(5)}$ VIN $\ge VDDQ - 0.2V$ or VIN $\le 0.2V$,	COM'L	S	690	770	515	640	460	520	mA
	Level Inputs)	Active Port, Outputs Disabled, $f = fMAX^{(1)}$	IND	S			515	660	460	545	
	-	•								- 56	628 tbl 09

NOTES:

1. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcyc, using "AC TEST CONDITIONS" at input levels of GND to 3V.

- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. VDD = 3.3V, TA = $25^{\circ}C$ for Typ, and are not production tested. IDD DC(f=0) = 120mA (Typ).
- 5. $\overline{CE}x = VIL$ means $\overline{CE}_{0X} = VIL$ and $CE_{1X} = VIH$
- $\overline{CE}x = VIH$ means $\overline{CE}0x = VIH$ or CE1x = VIL
- $\overline{CE}x \leq 0.2V$ means $\overline{CE}\textsc{ox} \leq 0.2V$ and CE1x \geq VDDQ 0.2V
- \overline{CE} x \geq VDDQ 0.2V means \overline{CE} 0X \geq VDDQ 0.2V or CE1X \leq 0.2V
- "X" represents "L" for left port or "R" for right port.
- 6. 166MHz Industrial Temperature not available in BF-208 package.
- 7. This speed grade available when VDD0 = 3.3.V for a specific port (i.e., OPTx = VIH). This speed grade is available in BC-256 only.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

70V7339

512K x 18 Synchronous Bank-Switchable Dual-Port Static RAM

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing)^(2,3) (V_{DD} = $3.3V \pm 150$ mV, TA = 0°C to +70°C)

		70V7339S200 ⁽⁵⁾ Com'l Only		70V7339S166 ^(3,4) Com'l & Ind		70V7339S133 ⁽³⁾ Com'l & Ind		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tCYC1	Clock Cycle Time (Flow-Through) ⁽¹⁾	15		20		25		ns
tCYC2	Clock Cycle Time (Pipelined) ⁽¹⁾	5		6		7.5		ns
tCH1	Clock High Time (Flow-Through) ⁽¹⁾	5		6		7		ns
tCL1	Clock Low Time (Flow-Through) ⁽¹⁾	5		6		7		ns
tCH2	Clock High Time (Pipelined) ⁽²⁾	2.0		2.1		2.6		ns
tCL2	Clock Low Time (Pipelined) ⁽¹⁾	2.0		2.1		2.6		ns
tR	Clock Rise Time		1.5		1.5		1.5	ns
tF	Clock Fall Time		1.5		1.5		1.5	ns
tsa	Address Setup Time	1.5		1.7		1.8		ns
tha	Address Hold Time	0.5		0.5		0.5		ns
tsc	Chip Enable Setup Time	1.5		1.7		1.8		ns
tHC	Chip Enable Hold Time	0.5		0.5		0.5		ns
tsB	Byte Enable Setup Time	1.5		1.7		1.8		ns
tнв	Byte Enable Hold Time	0.5		0.5		0.5		ns
tsw	R/W Setup Time	1.5		1.7		1.8		ns
tHW	R/W Hold Time	0.5		0.5		0.5		ns
tsD	Input Data Setup Time	1.5		1.7		1.8		ns
tнD	Input Data Hold Time	0.5		0.5		0.5		ns
tSAD	ADS Setup Time	1.5		1.7		1.8		ns
thad	ADS Hold Time	0.5		0.5		0.5		ns
tSCN	CNTEN Setup Time	1.5		1.7		1.8		ns
tHCN	CNTEN Hold Time	0.5		0.5		0.5		ns
t SRPT	REPEAT Setup Time	1.5		1.7		1.8		ns
thrpt	REPEAT Hold Time	0.5		0.5		0.5		ns
tOE	Output Enable to Data Valid		4.0		4.0		4.2	ns
toLz	Output Enable to Output Low-Z	0.5		0.5		0.5		ns
tонz	Output Enable to Output High-Z	1	3.4	1	3.6	1	4.2	ns
tCD1	Clock to Data Valid (Flow-Through) ⁽¹⁾		10		12		15	ns
tCD2	Clock to Data Valid (Pipelined) ⁽¹⁾		3.4		3.6		4.2	ns
tDC	Data Output Hold After Clock High	1		1		1		ns
tскнz	Clock High to Output High-Z	1	3.4	1	3.6	1	4.2	ns
tCKLZ	Clock High to Output Low-Z	0.5		0.5		0.5		ns
Port-to-Port D	Jelay							-
tco	Clock-to-Clock Offset	5.0		6.0		7.5		ns
tco NOTES:	Clock-to-Clock Offset	5.0		6.0			7.5	7.5 —

1. The Pipelined output parameters (tcvc2, tcb2) apply to either or both left and right ports when \overline{FT} /PIPEx = VIH. Flow-through parameters (tcvc1, tcb1) apply when \overline{FT} /PIPEx = VIL for that port.


2. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (\overline{OE}) and \overline{FT} /PIPEx. \overline{FT} /PIPEx should be treated as a DC signal, i.e. steady state during operation.


3. These values are valid for either level of VDDQ (3.3V/2.5V). See page 4 for details on selecting the desired operating voltage levels for each port.


4. 166MHz Industrial Temperature not available in BF-208 package.

5. This speed grade available when VDDQ = 3.3.V for a specific port (i.e., OPTx = VIH). This speed grade available in BC-256 package only.

Timing Waveform of Read Cycle for Pipelined Operation (**ADS** Operation) (**FT**/PIPE'X' = VIH)⁽²⁾









NOTES:

- 1. $\overline{\text{OE}}$ is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 2. $\overline{ADS} = VIL$, \overline{CNTEN} and $\overline{REPEAT} = VIH$.
- The output is disabled (High-Impedance state) by CE₀ = V_{IH}, CE₁ = V_{IL}, UB/LB = V_{IH} following the next rising edge of the clock. Refer to Truth Table 1.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. If UB/LB was HIGH, then the appropriate Byte of DATAOUT for Qn + 2 would be disabled (High-Impedance state).
- 6. "x" denotes Left or Right port. The diagram is with respect to that port.



Timing Waveform of a Multi-Device Flow -Through Read^(1,2)



NOTES:


2. $\overline{UB}/\overline{LB}$, \overline{OE} , and $\overline{ADS} = V_{IL}$; $CE_{1(B1)}$, $CE_{1(B2)}$, R/\overline{W} , \overline{CNTEN} , and $\overline{REPEAT} = V_{IH}$.

B1 Represents Device #1; B2 Represents Device #2. Each Device consists of one IDT70V7339 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.



High-Speed 512K x 18 Synchronous Bank-Switchable Dual-Port Static RAM Industrial and Commercial Temperatu

Timing Waveform of Port A Write to Pipelined Port B Read^(1,2,4)




1. \overline{CE}_0 , \overline{BE}_n , and $\overline{ADS} = VIL$; CE1, \overline{CNTEN} , and $\overline{REPEAT} = VIH$.

2. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.

3. If tco < minimum specified, then operations from both ports are INVALID. If tco ≥ minimum, then data from Port "B" read is available on first Port "B" clock cycle (ie, time from write to valid read on opposite port will be tco + tcyc2 + tcp2).

4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".



Timing Waveform with Port-to-Port Flow -Through Read^(1,2,4)

NOTES:

1. \overline{CE}_0 , \overline{BE}_n , and $\overline{ADS} = VIL$; CE_1 , \overline{CNTEN} , and $\overline{REPEAT} = VIH$.


2. $\overline{OE} = V_{IL}$ for the Right Port, which is being read from. $\overline{OE} = V_{IH}$ for the Left Port, which is being written to.

3. If tco < minimum specified, then operations from both ports are INVALID. If tco ≥ minimum, then data from Port "B" read is available on first Port "B" clock cycle (i.e., time from write to valid read on opposite port will be tco + tcc1).

4. All timing is the same for both left and right ports. Port "A" may be either left or right port. Port "B" is the opposite of Port "A".




Timing Waveform of Pipelined Read-to-Write-to-Read $(\overline{OE} = VIL)^{(2)}$



NOTES:

- 1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 2. \overline{CE}_{0} , \overline{BE}_{n} , and $\overline{ADS} = V_{IL}$; CE1, \overline{CNTEN} , and $\overline{REPEAT} = V_{IH}$. "NOP" is "No Operation".
- 3. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** Controlled)⁽²⁾




NOTES:

1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.


- 2. \overline{CE}_0 , $\overline{UB}/\overline{LB}$, and $\overline{ADS} = VIL$; CE1, \overline{CNTEN} , and $\overline{REPEAT} = VIH$.
- 3. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.

4. This timing does not meet requirements for fastest speed grade. This waveform indicates how logically it could be done if timing so allows.

14



Timing Waveform of Flow -Through Read-to-Write-to-Read (**OE** Controlled)⁽²⁾




NOTES:

RENESAS


1. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.

- 2. \overline{CE}_0 , $\overline{UB}/\overline{LB}$, and $\overline{ADS} = V_{IL}$; CE1, \overline{CNTEN} , and $\overline{REPEAT} = V_{IH}$.
- 3. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.

4. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.



Timing Waveform of Flow -Through Read with Address Counter Advance⁽¹⁾



NOTES:

RENESAS


1. \overline{CE}_0 , \overline{OE} , $\overline{UB}/\overline{LB}$ = VIL; CE1, R/W, and \overline{REPEAT} = VIH.

2. If there is no address change via \overline{ADS} = VIL (loading a new address) or \overline{CNTEN} = VIL (advancing the address), i.e. \overline{ADS} = VIH and \overline{CNTEN} = VIH, then the data output remains constant for subsequent clocks.




Speed 512K x 18 Synchronous Bank-Switchable Dual-Port Static RAM

Timing Waveform of Write with Address Counter Advance (Flow -through or Pipelined Inputs)^(1,6)



Timing Waveform of Counter Repeat for Flow Through $Mode^{(2,6,7)}$



NOTES:

- 1. \overline{CE}_0 , $\overline{UB}/\overline{LB}$, and $R/\overline{W} = V_{IL}$; CE_1 and $\overline{REPEAT} = V_{IH}$.
- 2. \overline{CE}_0 , $\overline{UB}/\overline{LB}$ = VIL; CE1 = VIH.
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- 4. No dead cycle exists during REPEAT operation. A READ or WRITE cycle may be coincidental with the counter REPEAT cycle: Address loaded by last valid ADS load will be accessed. For more information on REPEAT function refer to Truth Table II.
- CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1'Address is written to during this cycle.
- 6. The counter includes bank address and internal address. The counter will advance across bank boundaries. For example, if the counter is in Bank 0, at address FFFh, and is advanced one location, it will move to address 0h in Bank 1. By the same token, the counter at FFFh in Bank 63 will advance to 0h in Bank 0.
- 7. For Pipelined Mode user should add 1 cycle latency for outputs as per timing waveform of read cycle for pipelined operations.

Functional Description

The IDT70V7339 is a high-speed 512Kx18 (9 Mbit) synchronous Bank-Switchable Dual-Ported SRAM organized into 64 independent 8Kx18 banks. Based on a standard SRAM core instead of a traditional true dual-port memory core, this bank-switchable device offers the benefits of increased density and lower cost-per-bit while retaining many of the features of true dual-ports. These features include simultaneous, random access to the shared array, separate clocks per port, 166 MHz operating speed, full-boundary counters, and pinouts compatible with the IDT70V3319 (256Kx18) dual-port family.

The two ports are permitted independent, simultaneous access into separate banks within the shared array. Access by the ports into specific banks are controlled by the bank address pins under the user's direct control: each port can access any bank of memory with the shared array that is not currently being accessed by the opposite port (i.e., BAOL - BA5L \neq BAOR - BA5R). In the event that both ports try to access the same bank at the same time, neither access will be valid, and data at the two specific addresses targeted by the ports within that bank may be corrupted (in the case that either or both ports are writing) or may result in invalid output (in the case that both ports are trying to read).

The IDT70V7339 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal setup and hold times on address, data and all critical control inputs.

An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

A HIGH on CE0 or a LOW on CE1 for one clock cycle will power down the internal circuitry on each port (individually controlled) to reduce static power consumption. Dual chip enables allow easier banking of multiple IDT70V7339s for depth expansion configurations. Two cycles are required with \overline{CE}_0 LOW and CE1 HIGH to read valid data on the outputs.

Depth and Width Expansion

The IDT70V7339 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.

The IDT70V7339 can also be used in applications requiring expanded width, as indicated in Figure 4. Through combining the control signals, the devices can be grouped as necessary to accommodate applications needing 36-bits or wider.




Figure 4. Depth and Width Expansion with IDT70V7339


NOTE:

1. In the case of depth expansion, the additional address pin logically serves as an extension of the bank address. Accesses by the ports into specific banks are controlled by the bank address pins under the user's direct control: each port can access any bank of memory within the shared array that is not currently being accessed by the opposite port (i.e., BAoL - BAoL - BAoR - BAoR). In the event that both ports try to access the same bank at the same time, neither access will be valid, and data at the two specific addresses targeted by the parts within that bank may be corrupted (in the case that either or both parts are writing) or may result in invalid output (in the case that both ports are trying to read).



h-Speed 519K x 18 Supehropous Bank-Switebable Dual-Dort Static PAM

JTAG Timing Specifications



NOTES:

1. Device inputs = All device inputs except TDI, TMS, TRST, and TCK.

2. Device outputs = All device outputs except TDO.

		70V7339		
Symbol	Parameter	Min.	Max.	Units
tucyc	JTAG Clock Input Period	100	_	ns
tлсн	JTAG Clock HIGH	40		ns
tJCL	JTAG Clock Low	40		ns
tµR	JTAG Clock Rise Time		3(1)	ns
ШF	JTAG Clock Fall Time		3 ⁽¹⁾	ns
t JRST	JTAG Reset	50		ns
tu <i>r</i> sr	JTAG Reset Recovery	50		ns
tJCD	JTAG Data Output		25	ns
tudo	JTAG Data Output Hold	0		ns
tus	JTAG Setup	15		ns
tлн	JTAG Hold	15		ns

JTAG AC Electrical Characteristics^(1,2,3,4)

NOTES:

1. Guaranteed by design.

2. 30pF loading on external output signals.

3. Refer to AC Electrical Test Conditions stated earlier in this document.

4. JTAG operations occur at one speed (10MHz). The base device may run at any speed specified in this datasheet.

5628 tbl 12



70773395

peed 512K x 18 Synchronous Bank-Switchable Dual-Port Static RAM

Identification Register Definitions

Instruction Field	Value	Description
Revision Number (31:28)	0x0	Reserved for version number
IDT Device ID (27:12)	0x301	Defines IDT part number
IDT JEDEC ID (11:1)	0x33	Allows unique identification of device vendor as IDT
ID Register Indicator Bit (Bit 0)	1	Indicates the presence of an ID register

5628 tbl 13

Scan Register Sizes

Register Name	Bit Size
Instruction (IR)	4
Bypass (BYR)	1
Identification (IDR)	32
Boundary Scan (BSR)	Note (3)

5628 tbl 14

System Interface Parameters

Instruction	Code	Description
EXTEST	0000	Forces contents of the boundary scan cells onto the device outputs ⁽¹⁾ . Places the boundary scan register (BSR) between TDI and TDO.
BYPASS	1111	Places the bypass register (BYR) between TDI and TDO.
IDCODE	0010	Loads the ID register (IDR) with the vendor ID code and places the register between TDI and TDO.
HIGHZ	0100	Places the bypass register (BYR) between TDI and TDO. Forces all device output drivers to a High-Z state.
CLAMP	0011	Uses BYR. Forces contents of the boundary scan cells onto the device outputs. Places the bypass register (BYR) between TDI and TDO.
SAMPLE/PRELOAD	0001	Places the boundary scan register (BSR) between TDI and TDO. SAMPLE allows data from device inputs ⁽²⁾ and outputs ⁽¹⁾ to be captured in the boundary scan cells and shifted serially through TDO. PRELOAD allows data to be input serially into the boundary scan cells via the TDI.
RESERVED	All other codes	Several combinations are reserved. Do not use codes other than those identified above.


NOTES:

1. Device outputs = All device outputs except TDO.

5628 tbl 15

Device outputs = All device outputs except TDI, TMS, TRST, and TCK.

3. The Boundary Scan Descriptive Language (BSDL) file for this device is available on the IDT website (www.idt.com), or by contacting your local IDT sales representative.



NOTES:

- 1. Available in BC-256 package only.
- 2. Industrial Temperature at 166MHz not available in the BF-208 package.

3. Green parts available. For specific speeds, packages and powers contact your local sales office.

4. Contact your local sales office for industrial temp range for other speeds, packages and powers

Speed (MHz)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
133	70V7339S133BC	BC256	CABGA	С
	70V7339S133BC8	BC256	CABGA	С
	70V7339S133BCI	BC256	CABGA	I
	70V7339S133BCI8	BC256	CABGA	I
	70V7339S133BF	BF208	CABGA	С
	70V7339S133BF8	BF208	CABGA	С
	70V7339S133BFI	BF208	CABGA	I
	70V7339S133BFI8	BF208	CABGA	I
166	70V7339S166BC	BC256	CABGA	С
	70V7339S166BC8	BC256	CABGA	С
	70V7339S166BCGI	BCG256	CABGA	I
	70V7339S166BCI	BC256	CABGA	I
	70V7339S166BCl8	BC256	CABGA	I
	70V7339S166BF	BF208	CABGA	С
	70V7339S166BF8	BF208	CABGA	С
	70V7339S166BFG	BFG208	CABGA	С
	70V7339S166BFG8	BFG208	CABGA	С
200	70V7339S200BC	BC256	CABGA	С
	70V7339S200BC8	BC256	CABGA	С

Orderable Part Information

7077339

Datasheet Document History

01/05/00:	Initial Public Offering
06/20/01:	Page 1 Added JTAG information for TQFP package
	Page 4 & 22 Changed TQFP package from DA to DD
	Corrected Pin number on TQFP package from 100 to 110
	Page 20 Increased tucp from 20ns to 25ns
08/06/01:	Page 4 Changed body size for DD package from 22mm x 22mm x1.6mm to 20mm x 20mm x 1.4mm
	Page 9 Changed IsB3 values for commercial and industrial DC Electrical Characteristics
11/20/01:	Page 2, 3 & 4 Added date revision for pin configurations
	Page 11 Changed toE value in AC Electrical Characteristics, please refer to Errata #SMEN-01-05
	Page 1 & 22 Replaced ™ logo with ® logo
03/18/02:	Page 1, 9, 11 & 22 Added 200MHZ specification
	Page 9 Tightened power numbers in DC Electrical Characteristics
	Page 14 Changed waveforms to show INVALID operation if $tco < minimum$ specified
	Page 1 - 22 Removed "Preliminary" status
12/04/02:	Page 9, 11 & 22 Designated 200Mhz speed grade in BC-256 package only
01/16/04:	Page 11 Added byte enable setup time and byte enable hold time parameters and values to all speed grades in the AC Electrical
	Characteristics Table
07/25/08:	Page 9 Corrected a typo in the DC Chars table
01/29/09:	Page 22 Removed "IDT" from orderable part number
04/20/10:	Page 1 Added green availability to features
	Page 21 Added green indicator to ordering information
	Removed the DD 144-pin TQFP (DD-144) Thin Quad Flatpack per PDN: F-08-01
08/11/15:	Page 2 & 3 Removed the date from all of the pin configurations BF208 & BC256
	Page 21 Added T&R indicator and updated footnotes for Ordering Information
06/22/18:	Product Discontinuation Notice - PDN# SP-17-02
	Last time buy expires June 15, 2018
10/22/19:	Page 2 & 3 Updated package codes
	Page 21 Added Orderable Part Information

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>