



### **Features**

- High speed
  □ t<sub>AA</sub> = 17 ns
- Low active power □ 1073 mW (max.)
- Low CMOS standby power □ 2.75 mW (max.)
- 2.0 V data retention (400 µW at 2.0 V retention)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features

## **Functional Description**

The CY7C1049BN is a high-performance CMOS static RAM organized as 524,288 words by 8 bits. Easy\_memory expansion is provided by an\_active LOW Chip Enable ( $\overline{\text{CE}}$ ), an active LOW Output Enable ( $\overline{\text{OE}}$ ), and three-state drivers. Writing to the device is\_accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Write Enable ( $\overline{\text{WE}}$ ) inputs LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins ( $A_0$  through  $A_{18}$ ).


Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins ( $I/O_0$  through  $I/O_7$ ) are <u>placed</u> in a high-impedance state when the device is deselected (CE HIGH), the outputs are <u>disabled</u> (OE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1049BN is available in a standard 400-mil-wide 36-pin SOJ package with center power and ground (revolutionary) pinout.

For a complete list of related documentation, click here.

# Logic Block Diagram





## **Contents**


Pinouts	3
Selection Guide	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	4
Capacitance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	5
Data Retention Waveform	5
Switching Characteristics	6
Switching Waveforms	
Truth Table	
Ordering Information	

Ordering Code Definitions	11
Package Diagram	12
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	15
Worldwide Sales and Design Support	15
Products	15
PSoC® Solutions	15
Cypress Developer Community	15
Technical Support	15



## **Pinouts**

Figure 1. 36-pin SOJ pinout (Top View)



# **Selection Guide**

Description	CY7C1049BNL-17
Maximum Access Time (ns)	17
Maximum Operating Current (mA)	195
Maximum CMOS Standby Current (mA)	0.5



# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested. Storage Temperature ......-65 °C to +150 °C Ambient Temperature with Power Applied .......55 °C to +125 °C Supply Voltage on  $V_{CC}$  to Relative GND  $^{[1]}$  ......–0.5 V to +7.0 V DC Voltage Applied to Outputs in High Z State  $^{[1]}$  ......-0.5 V to V $_{\rm CC}$  + 0.5 V

DC Input Voltage [1]	0.5 V to V <sub>CC</sub> + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001 V
Latch-Up Current	>200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial L	0 °C to +70 °C	4.5 V-5.5 V

## **Electrical Characteristics**

Over the Operating Range

Davamatav	Description	Total Complitions	7C10	7C1049B-17	
Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA	2.4	_	V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA	_	0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage [1]		-0.3	0.3	V
I <sub>IX</sub>	Input Load Current	$GND \leq V_I \leq V_CC$	-1	+1	μΑ
l <sub>OZ</sub>	Output Leakage Current	$\begin{aligned} &\text{GND} \leq V_{\text{OUT}} \leq V_{\text{CC}}, \\ &\text{Output Disabled} \end{aligned}$	-1	+1	μА
Icc	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.,$ $f = f_{MAX} = 1/t_{RC}$	_	195	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current – TTL Inputs	Max. $V_{CC}$ , $\overline{CE} \ge V_{IH}$ , $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$	_	40	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current – CMOS Inputs	Max. $V_{CC}$ , $\overline{CE} \ge V_{CC} - 0.3V$ , $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3$ V, f = 0, Commercial	_	0.5	mA

Document Number: 001-76449 Rev. \*D

Note
1. Minimum voltage is–2.0V for pulse durations of less than 20 ns.




# Capacitance

Parameter [2]	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 5.0 \text{V}$	8	pF
C <sub>OUT</sub>	I/O capacitance		8	pF

## **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT OUTPUT O


## **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions [3]		Min	Max	Unit	
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention				2.0	_	V
I <sub>CCDR</sub>	Data Retention Current	Commercial	L	$V_{CC} = V_{DR} = 3.0 \text{ V},$	_	200	μΑ
t <sub>CDR</sub> <sup>[2]</sup>	Chip Deselect to Data Retention Time			$\overline{\text{CE}} \ge V_{\text{CC}} - 0.3 \text{ V},$	0	_	ns
t <sub>R</sub> <sup>[4]</sup>	Operation Recovery Time			$V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$	t <sub>RC</sub>	-	ns

## **Data Retention Waveform**

Figure 3. Data Retention Waveform



- 2. Tested initially and after any design or process changes that may affect these parameters.
- 3. No input may exceed  $V_{CC}$  + 0.5 V. 4.  $t_r \le 3$  ns for the -12 and -15 speeds.  $t_r \le 5$  ns for the -20 and slower speeds.



# **Switching Characteristics**

Over the Operating Range

Parameter [5]	December 1	CY7C104	CY7C1049BNL-17	
Parameter [9]	Description		Max	Unit
Read Cycle				
t <sub>power</sub>	V <sub>CC</sub> (typical) to the First Access <sup>[6]</sup>	1	_	ms
t <sub>RC</sub>	Read Cycle Time	17	_	ns
t <sub>AA</sub>	Address to Data Valid	_	17	ns
t <sub>OHA</sub>	Data Hold from Address Change	3	_	ns
t <sub>ACE</sub>	CE LOW to Data Valid	_	17	ns
t <sub>DOE</sub>	OE LOW to Data Valid	_	8	ns
t <sub>LZOE</sub>	OE LOW to Low Z [7]	0	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z [7, 8]	_	7	ns
t <sub>LZCE</sub>	CE LOW to Low Z [7]	3	_	ns
t <sub>HZCE</sub>	CE HIGH to High Z [7, 8]	-	7	ns
t <sub>PU</sub>	CE LOW to Power-Up	0	_	ns
t <sub>PD</sub>	CE HIGH to Power-Down	_	17	ns
Write Cycle [9,	10]			
t <sub>WC</sub>	Write Cycle Time	17	_	ns
t <sub>SCE</sub>	CE LOW to Write End	12	_	ns
t <sub>AW</sub>	Address Set-Up to Write End	12	_	ns
t <sub>HA</sub>	Address Hold from Write End	0	_	ns
t <sub>SA</sub>	Address Set-Up to Write Start	0	_	ns
t <sub>PWE</sub>	WE Pulse Width	12	_	ns
t <sub>SD</sub>	Data Set-Up to Write End	8	_	ns
t <sub>HD</sub>	Data Hold from Write End	0	_	ns
t <sub>LZWE</sub>	WE HIGH to Low Z [7]	3	_	ns
t <sub>HZWE</sub>	WE LOW to High Z [7, 8]	-	8	ns

#### Notes

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
- 6. This part has a voltage regulator which steps down the voltage from 5V to 3.3V internally. t<sub>power</sub> time has to be provided initially before a read/write operation is started.
- 7. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
- 8.  $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.
- 9. The internal write time of the memory is defined by the overlap of  $\overline{\text{CE}}$  LOW, and  $\overline{\text{WE}}$  LOW.  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
- 10. The minimum write cycle time for Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) is the sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .

Document Number: 001-76449 Rev. \*D



# **Switching Waveforms**

Figure 4. Read Cycle No. 1 [11, 12]





Figure 5. Read Cycle No. 2 (OE Controlled) [12, 13]



#### Notes

<sup>11.</sup> Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .

<sup>12.</sup> WE is HIGH for read cycle.

<sup>13.</sup> Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.



# Switching Waveforms (continued)

Figure 6. Write Cycle No. 1 (CE Controlled) [14, 15]





Figure 7. Write Cycle No. 2 (WE Controlled, OE HIGH during Write) [14, 15]



#### Note

<sup>14.</sup> Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .


<sup>15.</sup> If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high-impedance state.

<sup>16.</sup> During this period the I/Os are in the output state and input signals should not be applied.



# Switching Waveforms (continued)

Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [17, 18]



 $<sup>\</sup>begin{tabular}{ll} \textbf{Notes} \\ \textbf{17. If $\overline{\sf CE}$ goes HIGH simultaneously with $\overline{\sf WE}$ going HIGH, the output remains in a high-impedance state.} \end{tabular}$ 

<sup>18.</sup> The minimum write cycle pulse width should be equal to sum of  $t_{SD}$  and  $t_{HZWE}$ .

<sup>19.</sup> During this period the I/Os are in the output state and input signals should not be applied.



# **Truth Table**

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Power-down	Standby (I <sub>SB</sub> )
L	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, Output disabled	Active (I <sub>CC</sub> )




# **Ordering Information**

The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at <a href="http://www.cypress.com/products">www.cypress.com/products</a>.

http://www.cypress.com/products.

	Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
Ī	17	CY7C1049BNL-17VC	51-85090	36-pin (400-Mil) Molded SOJ	Commercial


## **Ordering Code Definitions**





# **Package Diagram**

Figure 9. 36-pin SOJ V36.4 (Molded) Package Outline, 51-85090



51-85090 \*G



# **Acronyms**

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
OE	Output Enable
SRAM	Static Random Access Memory
WE	Write Enable

# **Document Conventions**

# **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μA	microampere			
mA	milliampere			
mV	millivolt			
mW	milliwatt			
ns	nanosecond			
pF	picofarad			
V	volt			
W	watt			



# **Document History Page**

Document Title: CY7C1049BN, 512 K × 8 Static RAM Document Number: 001-76449					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	3539227	TAVA	03/01/2012	New data sheet.	
*A	4371513	VINI	05/06/2014	Updated Switching Waveforms: Added Note 18 and referred the same note in Figure 8. Updated to new template. Completing Sunset Review.	
*B	4573121	VINI	11/18/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end.	
*C	4765735	VINI	05/14/2015	Updated Package Diagram: spec 51-85090 – Changed revision from *F to *G. Updated to new template. Completing Sunset Review.	
*D	6012105	AESATP12	01/03/2018	Updated logo and copyright.	



# Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc

Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

## PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2012-2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware product, only internally within your organization, and (b) to distribute the Software in binary code form the software (a) for Software (

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not l

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-76449 Rev. \*D Revised January 3, 2018 Page 15 of 15