Dual General Purpose Transistor

The NST3906DXV6T1 device is a spin-off of our popular SOT-23/SOT-323 three-leaded device. It is designed for general purpose amplifier applications and is housed in the SOT-563 six-leaded surface mount package. By putting two discrete devices in one package, this device is ideal for low-power surface mount applications where board space is at a premium.

- h_{FE}, 100-300
- Low $V_{CE(sat)}$, $\leq 0.4 \text{ V}$
- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- Lead-Free Solder Plating

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector - Emitter Voltage	V _{CEO}	-40	Vdc
Collector- Base Voltage	V _{CBO}	-40	Vdc
Emitter- Base Voltage	V _{EBO}	-5.0	Vdc
Collector Current - Continuous	Ic	-200	mAdc
Electrostatic Discharge	ESD	HBM>16000, MM>2000	V

THERMAL CHARACTERISTICS


Characteristic (One Junction Heated)	Symbol	Max	Unit
Total Device Dissipation $T_A = 25^{\circ}C$	P _D	357 (Note 1)	mW
Derate above 25°C		2.9 (Note 1)	mW/°C
Thermal Resistance Junction-to-Ambient	$R_{\theta JA}$	350 (Note 1)	°C/W
Characteristic			
(Both Junctions Heated)	Symbol	Max	Unit
Total Device Dissipation T _A = 25°C	P _D	500 (Note 1)	mW
Derate above 25°C		4.0 (Note 1)	mW/°C
Thermal Resistance Junction-to-Ambient	$R_{ heta JA}$	250 (Note 1)	°C/W
·	T _J , T _{stg}	·	°C

1. FR-4 @ Minimum Pad



ON Semiconductor®

http://onsemi.com





SOT-563 CASE 463A PLASTIC

MARKING DIAGRAM



A2 = Specific Device Code D = Date Code


ORDERING INFORMATION

Device	Package	Shipping
NST3906DXV6T1	SOT-563	4 mm pitch 4000/Tape & Reel
NST3906DXV6T5	SOT-563	2 mm pitch 8000/Tape & Reel

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTE	RISTICS				
Collector - Emitter E	Breakdown Voltage (Note 2)	V _{(BR)CEO}	-40	-	Vdc
Collector- Base Bre	eakdown Voltage	V _{(BR)CBO}	-40	-	Vdc
Emitter- Base Brea	akdown Voltage	V _{(BR)EBO}	-5.0	-	Vdc
Base Cutoff Curren	ıt	I _{BL}	-	-50	nAdc
Collector Cutoff Current		I _{CEX}	-	-50	nAdc
ON CHARACTER	RISTICS (Note 2)	<u>, </u>			
DC Current Gain $ (I_C = -0.1 \text{ mAdc}, \\ (I_C = -1.0 \text{ mAdc}, \\ (I_C = -10 \text{ mAdc}, \\ (I_C = -50 \text{ mAdc}, \\ (I_C = -100 \text$	V_{CE} = -1.0 Vdc) V_{CE} = -1.0 Vdc)	h _{FE}	60 80 100 60 30	- 300 -	-
Collector - Emitter Saturation Voltage ($I_C = -10 \text{ mAdc}$, $I_B = -1.0 \text{ mAdc}$) ($I_C = -50 \text{ mAdc}$, $I_B = -5.0 \text{ mAdc}$)		V _{CE(sat)}		-0.25 -0.4	Vdc
Base - Emitter Saturation Voltage ($I_C = -10 \text{ mAdc}$, $I_B = -1.0 \text{ mAdc}$) ($I_C = -50 \text{ mAdc}$, $I_B = -5.0 \text{ mAdc}$)		V _{BE(sat)}	-0.65 -	-0.85 -0.95	Vdc
SMALL- SIGNAL	CHARACTERISTICS				
Current - Gain - Ba	ndwidth Product	f _T	250	-	MHz
Output Capacitance	е	C _{obo}	-	4.5	pF
Input Capacitance		C _{ibo}	-	10.0	pF
Input Impedance $(V_{CE} = -10 \text{ Vdc}, I_{C} = -1.0 \text{ mAdc}, f = 1.0 \text{ kHz})$		h _{ie}	2.0	12	kΩ
Voltage Feedback Ratio (V _{CE} = -10 Vdc, I _C = -1.0 mAdc, f = 1.0 kHz)		h _{re}	0.1	10	X 10 ^{- 4}
Small - Signal Current Gain (V _{CE} = -10 Vdc, I _C = -1.0 mAdc, f = 1.0 kHz)		h _{fe}	100	400	-
Output Admittance (V _{CE} = -10 Vdc, I _C = -1.0 mAdc, f = 1.0 kHz)		h _{oe}	3.0	60	μmhos
Noise Figure $(V_{CE}=\text{-}5.0~\text{Vdc},~I_{C}=\text{-}100~\mu\text{Adc},~R_{S}=\text{1.0 k}~\Omega,~f=\text{1.0 kHz})$		NF	-	4.0	dB
SWITCHING CHA	ARACTERISTICS				
Delay Time	$(V_{CC} = -3.0 \text{ Vdc}, V_{BE} = 0.5 \text{ Vdc})$	t _d	-	35	
Rise Time	$(I_C = -10 \text{ mAdc}, I_{B1} = -1.0 \text{ mAdc})$	t _r	-	35	ns
Storage Time	$(V_{CC} = -3.0 \text{ Vdc}, I_{C} = -10 \text{ mAdc})$	t _s	-	225	
Fall Time	(I I 1 0 mAdo)	+.		75	ns

Fall Time $(I_{B1} = I_{B2} = -1.0 \text{ mAdc})$ 2. Pulse Test: Pulse Width $\leq 300 \ \mu s$; Duty Cycle $\leq 2.0\%$.



* Total shunt capacitance of test jig and connectors

Figure 1. Delay and Rise Time Equivalent Test Circuit

Figure 2. Storage and Fall Time Equivalent Test Circuit

TYPICAL TRANSIENT CHARACTERISTICS




Figure 3. Capacitance

 $T_J = 25^{\circ}C$ $T_J = 125^{\circ}C$


500 $V_{CC} = 40 \text{ V}$ 300 $I_{B1} = I_{B2}$ 200 $I_C/I_B = 20$ tf, FALL TIME (ns) 100 70 50 30 $I_C/I_B = 10$ 20 10 5 1.0 2.0 3.0 5.0 7.0 10 200 IC, COLLECTOR CURRENT (mA)

Figure 4. Turn - On Time

Figure 5. Fall Time

TYPICAL AUDIO SMALL-SIGNAL CHARACTERISTICS NOISE FIGURE VARIATIONS

 $(V_{CE} = -5.0 \text{ Vdc}, T_A = 25^{\circ}\text{C}, Bandwidth = 1.0 \text{ Hz})$




12 f = 1.0 kHz 10 NF, NOISE FIGURE (dB) 8 6 4 $I_{C} = 50 \mu A$ $I_C = 100 \, \mu A$ 2 0.1 0.2 1.0 2.0 4.0 20 40 100 10 R_a, SOURCE RESISTANCE (k OHMS)

Figure 6.

Figure 7.

h PARAMETERS

 $(V_{CE} = -10 \text{ Vdc}, f = 1.0 \text{ kHz}, T_A = 25^{\circ}\text{C})$







Figure 8. Current Gain

Figure 9. Output Admittance






Figure 10. Input Impedance

Figure 11. Voltage Feedback Ratio

TYPICAL STATIC CHARACTERISTICS




Figure 12. DC Current Gain




Figure 13. Collector Saturation Region




Figure 14. "ON" Voltages





Figure 15. Temperature Coefficients

INFORMATION FOR USING THE SOT-563 SURFACE MOUNT PACKAGE MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



SOT-563 POWER DISSIPATION

The power dissipation of the SOT-563 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by $T_{J(max)}$, the maximum rated junction temperature of the die, $R_{\theta JA}$, the thermal resistance from the device junction to ambient, and the operating temperature, T_A . Using the values provided on the data sheet for the SOT-563 package, P_D can be calculated as follows:

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature T_A of 25°C, one can calculate the power dissipation of the device which in this case is 150 milliwatts.

$$P_D = \frac{150^{\circ}\text{C} - 25^{\circ}\text{C}}{833^{\circ}\text{C/W}} = 150 \text{ milliwatts}$$

The 833°C/W for the SOT-563 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 150 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT-563 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad[®]. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

Thermal Clad is a registered trademark of the Bergquist Company.

SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes.
 Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.
- * Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device

MECHANICAL CASE OUTLINE

PACKAGE DIMENSIONS






SOT-563, 6 LEAD CASE 463A ISSUE H

DATE 26 JAN 2021

NOTES:

- . DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.



RECOMMENDED MOUNTING FOOTPRINT*

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

DOCUMENT NUMBER:	98AON11126D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-563, 6 LEAD		PAGE 1 OF 2

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

SOT-563, 6 LEAD

CASE 463A ISSUE H

DATE 26 JAN 2021

STYLE 1: PIN 1. EMITTER 1 2. BASE 1 3. COLLECTOR 2 4. EMITTER 2 5. BASE 2 6. COLLECTOR 1	STYLE 2: PIN 1. EMITTER 1 2. EMITTER 2 3. BASE 2 4. COLLECTOR 2 5. BASE 1 6. COLLECTOR 1	STYLE 3: PIN 1. CATHODE 1 2. CATHODE 1 3. ANODE/ANODE 2 4. CATHODE 2 5. CATHODE 2 6. ANODE/ANODE 1
STYLE 4: PIN 1. COLLECTOR 2. COLLECTOR 3. BASE 4. EMITTER 5. COLLECTOR 6. COLLECTOR	STYLE 5: PIN 1. CATHODE 2. CATHODE 3. ANODE 4. ANODE 5. CATHODE 6. CATHODE	STYLE 6: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE
STYLE 7: PIN 1. CATHODE 2. ANODE 3. CATHODE 4. CATHODE 5. ANODE 6. CATHODE	STYLE 8: PIN 1. DRAIN 2. DRAIN 3. GATE 4. SDURCE 5. DRAIN 6. DRAIN	STYLE 9: PIN 1. SDURCE 1 2. GATE 1 3. DRAIN 2 4. SDURCE 2 5. GATE 2 6. DRAIN 1
STYLE 10: PIN 1. CATHODE 1 2. N/C 3. CATHODE 2 4. ANODE 2 5. N/C 6. ANODE 1	STYLE 11: PIN 1. EMITTER 2 2. BASE 2 3. COLLECTOR 1 4. EMITTER 1 5. BASE 1 6. COLLECTOR 2	

GENERIC MARKING DIAGRAM*



XX = Specific Device CodeM = Month Code= Pb-Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON11126D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-563, 6 LEAD		PAGE 2 OF 2

ON Semiconductor and III are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales