

STU6N90K5

N-channel 900 V, 0.91 Ω typ., 6 A MDmesh[™] K5 Power MOSFET in an IPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	Order code V _{DS}		ID	
STU6N90K5	900 V	1.10 Ω	6 A	

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh[™] K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packing
STU6N90K5	6N90K5	IPAK	Tube

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	IPAK (TO-251) type C package information	9
5	Revisio	n history	11



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
Vgs	Gate-source voltage	± 30	V	
ID	Drain current (continuous) at $T_C = 25 \ ^\circ C$	6	А	
lD	Drain current (continuous) at Tc = 100 °C	4	А	
ID ⁽¹⁾	Drain current (pulsed) 24			
P _{TOT}	Total dissipation at $T_C = 25 \text{ °C}$	110 W		
dv/dt ⁽²⁾	Peak diode recovery voltage slope	4.5		
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	V/ns	
Tj	Operating junction temperature range	- 55 to 150		
T _{stg}	Storage temperature range	- 55 10 150	°C	

Notes:

⁽¹⁾Pulse width limited by safe operating area

 $^{(2)}I_{SD} \le 6$ A, di/dt ≤ 100 A/µs; V_Ds peak < V(BR)DSS, V_DD = 450 V. $^{(3)}V_{DS} \le 720$ V

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	1.14	°C/W
Rthj-amb	Thermal resistance junction-ambient	100	°C/W

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
l _{ar}	Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax})	2	А
Eas	Single pulse avalanche energy (starting T_j = 25 °C, I_D = $I_{AR},$ V_{DD} = 50 V)	210	mJ



2 Electrical characteristics

 $T_C = 25$ °C unless otherwise specified

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = 1 mA$	900			V
		$V_{GS} = 0 V, V_{DS} = 900 V$			1	μA
220	Zero gate voltage drain current				50	μA
lgss	Gate body leakage current	$V_{\text{DS}} = 0 \text{ V}, V_{\text{GS}} = \pm 20 \text{ V}$			±10	μA
$V_{GS(th)}$	Gate threshold voltage	$V_{DD} = V_{GS}, I_D = 100 \ \mu A$	3	4	5	V
$R_{\text{DS(on)}}$	Static drain-source on- resistance	$V_{GS} = 10 V, I_D = 3 A$		0.91	1.10	Ω

Table 5: On/off-state

Notes:

⁽¹⁾ Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	342	-	pF
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz, V _{GS} = 0 V	-	31	-	pF
Crss	Reverse transfer capacitance		-	1.2	-	pF
Co(tr) ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 720 V,	-	55	-	pF
$C_{o(er)}^{(2)}$	Equivalent capacitance energy related	$V_{GS} = 0 V$	-	20	-	pF
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	6.4	-	Ω
Qg	Total gate charge	$V_{DD} = 720 \text{ V}, \text{ I}_{D} = 6 \text{ A}$	-	11	-	nC
Qgs	Gate-source charge	V _{GS} = 10 V	-	2.5	-	nC
Q _{gd}	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	7	-	nC

Table 6: Dynamic

Notes:

 $^{(1)}$ $C_{o(tr)}$ is a constant capacitance value that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .

 $^{(2)}$ $C_{o(er)}$ is a constant capacitance value that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .



Electrical characteristics

	Table 7: Switching times						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
td(on)	Turn-on delay time	V_{DD} = 450 V, I _D = 3 A,	-	12.4	-	ns	
tr	Rise time	$R_{\rm G} = 4.7 \Omega$	-	12.2	-	ns	
td(off)	Turn-off delay time	$V_{GS} = 10 V$	-	30.4	-	ns	
t _f	Fall time	(see Figure 14: "Test circuit for resistive load switching times" and Figure 19: "Switching time waveform")	-	15.5	-	ns	

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		6	А
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		24	А
V _{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 6 A$, $V_{GS} = 0 V$	-		1.5	V
trr	Reverse recovery time	$I_{SD} = 6 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	342		ns
Qrr	Reverrse recovery charge	V _{DD} = 60 V (see <i>Figure 16: "Test circuit for</i>	-	3.13		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	18.3		А
t _{rr}	Reverse recovery time	$I_{SD} = 6 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	536		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V, T _j = 150 °C (see <i>Figure 16: "Test circuit for</i>	-	4.42		μC
I _{RRM}	Reverse recovery current	inductive load switching and diode recovery times")	-	16.5		A

Notes:

 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Pulse}}$ width limited by safe operating area

 $^{(2)}\text{Pulsed:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%

Table 9: Gate-source Zener diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _(BR) GSO	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{ mA}, I_D = 0 \text{ A}$	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



2

0



V_{GS}=7 V

16


12

8

4

V_{GS}=6 V

V_{DS} (V)



2

0

6

9

8

10


V_{GS} (V)


DocID029950 Rev 1




STU6N90K5

Electrical characteristics










57

DocID029950 Rev 1

3 Test circuits









4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 IPAK (TO-251) type C package information




Figure 20: IPAK (TO-251) type C package outline



Package information

STU6N90K5

Table 10: IPAK (TO-251) type C package mechanical data						
Dim	Dim. mm					
Dim.	Min.	Тур.	Max.			
A	2.20	2.30	2.35			
A1	0.90	1.00	1.10			
b	0.66		0.79			
b2			0.90			
b4	5.23	5.33	5.43			
С	0.46		0.59			
c2	0.46		0.59			
D	6.00	6.10	6.20			
D1	5.20 5.37		5.55			
E	6.50	6.60	6.70			
E1	4.60	4.78	4.95			
е	2.20	2.25	2.30			
e1	4.40	4.50	4.60			
Н	16.18	16.48	16.78			
L	9.00	9.30	9.60			
L1	0.90	1.00	1.20			
L2	0.90	1.08	1.25			
θ1	3°	5°	7°			
θ2	1°	3°	5°			





5 Revision history

Table 11: Document revision history

Date	Revision	Changes
02-Nov-2016	1	First release.



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

