

Technical documentation



Support & training



UA78L SLVS010X – JANUARY 1976 – REVISED JUNE 2023

UA78L Series Positive-Voltage Linear Regulators

1 Features

- Input voltage range (V_I): 4.75 V to 35 V
- Output voltage range (V_O):
 - 2.6 V to 15 V (for legacy chip)
 - 3.3 V to 15 V (for new chip)
- Output current: Up to 100 mA
- Quiescent current I_Q: 3.8 mA
- Built-in short-circuit current limiting and thermal protection
- Stable without any external component
- Supported temperature range:
 - Legacy chip C and AC versions: 0°C to +125°C
 - Legacy chip Al version: –40°C to +125°C
 - New chip: –40°C to +125°C
- Packages:
 - 8-pin, 4.9-mm × 3.91-mm SOIC
 - 3-pin, 4.3-mm × 4.3-mm TO-92
 - 3-pin, 4.5-mm × 2.5-mm SOT-89

2 Applications

- Motor drives
- Appliances
- Building automation
- Flow transmitters
- Factory automation and control

3 Description

The UA78L series of fixed-voltage linear regulators is designed for a wide range of applications. The UA78L series can be used for on-card regulation to eliminate the noise and distribution problems associated with single-point regulation. The UA78L can also be used with power-pass elements to make high-current voltage regulators. The UA78L series regulators can deliver up to 100 mA of output current. Additionally, the UA78L does not need an external capacitor for stable operation across the load current range. The internal current-limiting and thermal-shutdown features of these regulators help protect the device from overload.


For the legacy chip, the UA78L00C and UA78L00AC series are characterized for the junction temperature range of 0°C to +125°C and the UA78L05Al device is characterized for the operating junction temperature range of -40°C to +125°C.

For the new chip, the UA78L series is characterized for the junction temperature range of -40° C to $+125^{\circ}$ C.

	Package Information						
PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾					
	D (SOIC, 8)	4.9 mm × 6 mm					
UA78L	LP (TO-92, 3)	5.2 mm × 3.68 mm					
	PK (SOT-89, 3)	4.5 mm × 4.095 mm					

(1) For all available packages, see the orderable addendum at the end of the data sheet.

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Simplified Schematic



Table of Contents

1 Features1
2 Applications1
3 Description1
4 Revision History2
5 Pin Configuration and Functions
6 Specifications4
6.1 Absolute Maximum Ratings4
6.2 ESD Ratings4
6.3 Recommended Operating Conditions4
6.4 Thermal Information5
6.5 Electrical Characteristics: UA78L02 (Legacy
Chip Only)5
6.6 Electrical Characteristics: UA78L033 (New Chip
Only)5
6.7 Electrical Characteristics: UA78L05 (Both
Legacy and New Chip)6
6.8 Electrical Characteristics: UA78L12 (Both
Legacy and New Chip)7
6.9 Electrical Characteristics: UA78L06 (Legacy
Chip Only)8
6.10 Electrical Characteristics: UA78L08 (Legacy
Chip Only)9
6.11 Electrical Characteristics: UA78L09 (Legacy
Chip Only)9
6.12 Electrical Characteristics: UA78L10 (Legacy
Chip Only)
· · · · ·

6.13 Electrical Characteristics: UA78L15 (Both	
Legacy and New Chip)	11
6.14 Typical Characteristics	
7 Detailed Description	
7.1 Overview	17
7.2 Functional Block Diagram	17
7.3 Feature Description.	
7.4 Device Functional Modes	
8 Applications and Implementation	
8.1 Application Information	
8.2 Typical Application	
8.3 System Examples	
8.4 Power Supply Recommendations	
8.5 Layout.	
9 Device and Documentation Support	
9.1 Device Support	27
9.2 Receiving Notification of Documentation Updates.	
9.3 Support Resources	
9.4 Trademarks	
9.5 Electrostatic Discharge Caution	27
9.6 Glossary	27
10 Mechanical, Packaging, and Orderable	
Information	27


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	Changes from Revision W (April 2023) to Revision X (June 2023)	Page
•	Changed M3 device status from Advance Information to Production Data	1
С	Changes from Revision V (November 2016) to Revision W (April 2023)	Page
•	Added M3 devices to document	1
•	Changed Features, Applications, and Description sections	1
•	Changed Description column of Pin Functions table	3
•	Added plots for new chip, reordered plots for legacy chip, and changed condition statement in Typica	1
	Characteristics section.	13
•	Changed Overview section	17
•	Changed Feature Description section and added subsections	17
•	Changed Device Functional Modes section: added Device Functional Mode Comparison table, delete	ed Fixed-
	Output Mode subsection, and added Normal Operation and Dropout Operation subsections	19
•	Changed Detailed Design Procedure section and added subsections	20
•	Added plots for new chip and changed condition statement in Application Curves section	24
•	Added Device Nomenclature and Evaluation Module sections.	



5 Pin Configuration and Functions








Figure 5-1. D Package, 8-Pin SOIC (Top View)




Figure 5-3. PK Package, 3-Pin SOT-89 (Top View)

PIN				TYPE	DESCRIPTION
NAME	SOIC	TO-92	SOT-89	1175	DESCRIPTION
COMMON	2, 3, 6, 7	2	2	—	Ground
INPUT	8	3	3	I	Input pin. Use the recommended capacitor value as listed in the <i>Recommended Operating Conditions</i> table. Place the input capacitor as close to the IN and GND pins of the device as possible.
OUTPUT	1	1	1	0	Output pin. Use the recommended capacitor value as listed in the <i>Recommended Operating Conditions</i> table. Place the output capacitor as close to the OUT and GND pins of the device as possible.
NC	4, 5	_	_	_	No connect pin. This pin is not connected internally. Connect this pin to ground for best thermal performance or leave floating.

6 Specifications

6.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input voltage V (for laggery chip)	UA78L02AC, UA78L05C, UA78L09C, and UA78L10AC		30	
Input voltage, V _I (for legacy chip)	UA78L12C, UA78L12AC, UA78L15C, and UA78L15AC		35	V
Input voltage, V _I (for new chip)	UA78L33AI, UA78L05AC, UA78L05AI, UA78L05C, UA78L12AC and UA78L15AC		45	·
Junction temperature, T _J			150	°C
Storage temperature, T _{stg}		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE (Legacy Chip)	VALUE (New Chip)	UNIT
V _{(ESD}	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	1000	2000	
)	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all $\ensuremath{pins^{(2)}}$	1000	1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	TYP	MAX	UNIT	
		UA78L02AC (for legacy chip only)	4.75		20		
		UA78L033AC (for new chip only)	4.75		20		
		UA78L05C and UA78L05AC (for both legacy and new chip)	7		20		
		UA78L06C and UA78L06AC (for legacy chip only)	8.5		20		
VI	Input voltage	UA78L08C and UA78L08AC (for legacy chip only)	10.5		23	v	
		UA78L09C and UA78L09AC (for legacy chip only)	11.5		24		
		UA78L10AC (for legacy chip only)	12.5		25		
		UA78L12C and UA78L12AC (for both legacy and new chip)	14.5		27		
		UA78L15C and UA78L15AC (for both legacy and new chip)	17.5		30		
Io	Output current				100	mA	
C _{IN} ⁽²⁾	Input capacitor ⁽³⁾			0.33		μF	
C _{OUT} ⁽²⁾	Output capacitor ⁽⁴⁾			0.1		μr	
		UA78L00C and UA78L00AC series (for legacy chip)	0		125		
TJ	Operating junction temperature	UA78L05AI (for legacy chip)	-40		125	°C	
		UA78L00C , UA78L00AC, and UA78L05AI series (for new chip)	-40		125		

(1) All voltages are with respect to GND.

(2) UA78L regulator doesn't need any external capacitors for the the LDO stability.

(3) An input capacitor with value of 0.33 μF is recommended to counteract the effect of source resistance and inductance, which can in some cases cause symptoms of system level instability such as ringing or oscillation, especially in the presence of load transients.

(4) An output capacitor with value of 0.1 µF is recommended to improve the load and line transient performance of the UA78L regulator.



6.4 Thermal Information

			UA78L00		
	THERMAL METRIC ⁽¹⁾	D (SOIC)	LP (TO-92)	PK (SOT-89)	UNIT
		8 PINS	3 PINS	3 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	115	143.6	54.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	60.3	74.4	88.1	°C/W
R _{0JB}	Junction-to-board thermal resistance	55.6	—	9.6	°C/W
Ψյт	Junction-to-top characterization parameter	16.2	24.2	6.2	°C/W
Ψјв	Junction-to-board characterization parameter	55	120.9	9.7	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	-	—	7.7	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics: UA78L02 (Legacy Chip Only)

at specified junction temperature, $V_1 = 9 V$, $C_{IN} = 0.33 \mu$ F, $C_{OUT} = 0.1 \mu$ F and $I_O = 40 \text{ mA}$ (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS	(2)	MIN	TYP	MAX	UNIT
	1/-4.75 // to 20 // and $1-1.75$ to 40 mA	T _J = 25°C	2.5	2.6	2.7	
Output voltage	V_{I} = 4.75 V to 20 V, and I_{O} = 1 mA to 40 mA	T _J = 0°C to 125°C	2.45		2.75	V
	I_0 = 1 mA to 70 mA, and T_J = 0°C to 125°C		2.45		2.7	
Innut voltage regulation	V_I = 4.75 V to 20 V, and T_J = 25°C			20	100	mV
Input voltage regulation	$V_I = 5 V$ to 20 V, and $T_J = 25^{\circ}C$			16	75	mv
Ripple rejection	V_I = 6 V to 20 V, f = 120 Hz, and T_J = 25°C		43	51		dB
Output voltage regulation	I_0 = 1 mA to 100 mA, and T_J = 25°C			12	n	mV
Output voltage regulation	I_0 = 1 mA to 40 mA, and T_J = 25°C			6	25	mv
Output noise voltage	f = 10 Hz to 100 kHz, and T_J = 25°C			30		μV
Dropout voltage	T _J = 25°C			1.7		V
Diag ourrent	T _J = 25°C			3.6	6	
Bias current	T _J = 125°C				2.7 2.75 2.75 100 75 50 25 25 6 6 5.5 2.5	mA
Diss surrent shange	$V_I = 5 V$ to 20 V, and $T_J = 0^{\circ}C$ to $125^{\circ}C$				2.5	
Bias current change	I_{O} = 1 mA to 40 mA, and T_{J} = 0°C to 125°C				2.7 2.75 2.75 100 75 50 25 25 6 6 5.5 2.5	mA

(1) Applies to UA78L02AC.

(2) Pulse-testing techniques maintain T_J as close to T_A as possible. Thermal effects must be taken into account separately. For legacy chip, temperature range for the UA78L02AC is $T_J = 0^{\circ}$ C to 125°C.

6.6 Electrical Characteristics: UA78L033 (New Chip Only)

at specified junction temperature, $V_1 = 9 V$, $C_{IN} = 0.33 \mu$ F, $C_{OUT} = 0.1 \mu$ F and $I_O = 40 \text{ mA}$ (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS ⁽²⁾	MIN	TYP	MAX	UNIT
	$V_{\rm I}$ = 5.5 V to 20 V, and $I_{\rm O}$ = 1 mA to 40 mA, $T_{\rm J}$ = 25°C	3.26	3.3	3.44	
Output voltage	$V_{\rm I}$ = 5.5 V to 20 V, and $I_{\rm O}$ = 1 mA to 40 mA, $T_{\rm J}$ = -40°C to 125°C	3.21		3.47	V
	I_{O} = 1 mA to 70 mA, T _J = -40°C to 125°C	3.23		3.45	
Input voltage regulation	V_I = 5.5 V to 20 V, and T_J = 25°C		15	25	mV
Input voltage regulation	$V_I = 6 V$ to 20 V, and $T_J = 25^{\circ}C$		14	27	IIIV
Ripple rejection	$V_I = 6 V$ to 20 V, f = 120 Hz, and $T_J = 25^{\circ}C$	49	57.5		dB
Output voltage regulation	I_{O} = 1 mA to 100 mA, and T_{J} = 25°C		13.5	28	mV
	I_{O} = 1 mA to 40 mA, and T_{J} = 25°C		4.25	13	mv
Output noise voltage	f = 10 Hz to 100 kHz, and T_J = 25°C		85		μV
Dropout voltage	$T_J = 25^{\circ}C$		1.7		V



6.6 Electrical Characteristics: UA78L033 (New Chip Only) (continued)

at specified junction temperature, $V_I = 9 V$, $C_{IN} = 0.33 \mu$ F, $C_{OUT} = 0.1 \mu$ F and $I_O = 40 \text{ mA}$ (unless otherwise noted)⁽¹⁾

PARAMETER	TEST CONDITIONS ⁽²⁾	MIN	TYP	MAX	UNIT
Bias current	T _J = 25°C		3.53	4.1	m۸
Blas current	T _J = 125°C			4.1	mA
	$V_I = 6 V$ to 20 V, and $T_J = -40^{\circ}$ C to 125°C			0.675	mA
Bias current change	I_{O} = 1 mA to 40 mA, and T_{J} = -40°C to 125°C			0.01	IIIA

(1) Applies to UA78L033

(2) Pulse-testing techniques maintain T_J as close to T_A as possible. Thermal effects must be taken into account separately.

6.7 Electrical Characteristics: UA78L05 (Both Legacy and New Chip)

at specified junction temperature, V_I = 10 V, C_{IN} = 0.33 μ F, C_{OUT} = 0.1 μ F and I_O = 40 mA (unless otherwise noted)⁽¹⁾

PARAMETER	TE	ST CONDITIONS ⁽²⁾		MIN	TYP	MAX	UNIT
			UA78L05C	4.6	5	5.4	
	$V_1 = 7 V$ to 20 V, and	T _J = 25°C	UA78L05AC and UA78L05AI	4.8	5	5.2	
	I _O = 1 mA to 40 mA (for legacy chip)		UA78L05C	4.5		5.5	
	$ \begin{array}{c} 1 = 7 \ V \ to \ 20 \ V, \ and \ 1 = 1 \ mA \ to \ 40 \ mA \ (for legacy \ hp) \\ = 1 \ mA \ to \ 40 \ mA \ (for legacy \ hp) \\ = 1 \ mA \ to \ 40 \ mA \ (for legacy \ hp) \\ \hline T_{J} = full \ range \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$	5.25					
	I_{Ω} = 1 mA to 70 mA, and	UA78L05C		4.5		5.5	
0	T_J = full range (for legacy chip)	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	5.25				
Output voltage			UA78L05C	4.95	5. 5555 5555 5555 5555 55555 55555 55555 5555	5.15	V
	V _I = 7 V to 20 V, and	T _J = 25°C		4.95	5	5.15	
	$I_0 = 1 \text{ mA to } 40 \text{ mA} \text{ (for new chip)}$		UA78L05C	4.85	5 5.4 5 5.2 5.25 5.2 5.26 5.2 5 5.15 5 5.15 5 5.15 5 5.15 5 5.16 5.14 5.14 5 5.15 5 5.16 5.14 5.14 5.14 5.14 5.14 5.14 5.14 5.14 5.14 5.14 5.14 5.14 32 200 32 150 26 100 32 33 26 26 26 26 49 55 55 55 15 60 8 30 15 35 8 15 42 125	5.15	
		$T_J = full range$		4.85		5.15	
	I_{Ω} = 1 mA to 70 mA, and	UA78L05C		4.80		5.14	
	$T_J = $ full range (for new chip)	UA78L05AC and UA	78L05AI	4.80	4.6 5 5 4.8 5 5 4.75 5 4.75 5 4.75 5 4.75 5 4.75 5 4.95 5 4.95 5 4.80 5 </td <td>5.14</td> <td></td>	5.14	
	V _I = 7 V to 20 V, and	UA78L05C			32	200	
	$T_J = 25^{\circ}C$ (for legacy chip)	UA78L05AC and UA	78L05AI		32	150	
	V _I = 8 V to 20 V, and	UA78L05C			26	150	
Input voltage regulation	$T_J = 25^{\circ}C$ (for legacy chip)	UA78L05AC and UA	78L05AI		26	100	mV
input voltage regulation	V _I = 7 V to 20 V, and	UA78L05C			4.5 5. 1.75 5.2 1.95 5 1.95 5 1.95 5 1.95 5 1.85 5.1 1.85 5.1 1.85 5.1 1.85 5.1 1.85 5.1 1.80 5.1 1.80 5.1 1.80 5.1 1.80 5.1 2.6 15 2.6 10 32 33 2.6 2.3 2.6 2.2 40 49 41 49 48 55 48 55 48 55 48 55 15 6 8 315 8 115 8 115	33	ΠV
	$T_J = 25^{\circ}C$ (for new chip)	UA78L05AC and UA	178L05AI		32	33	
	V _I = 8 V to 20 V, and	UA78L05C			26	28	
	$T_J = 25^{\circ}C$ (for new chip)	UA78L05AC and UA	178L05AI		26	28	
	V _I = 8 V to 18 V, f = 120 Hz,	UA78L05C		40	49		
Ripple rejection	and $T_J = 25^{\circ}C$ (for legacy chip)	UA78L05AC and UA	178L05AI	41	49		dB
	V _I = 8 V to 18 V, f = 120 Hz,	UA78L05C		48	55		uВ
	and $T_J = 25^{\circ}C$ (for new chip)	UA78L05AC and UA	78L05AI	48	4.8 5 4.75 4 4.75 4 4.75 5 4.95 5 4.95 5 4.85 32 4.80 32 4.80 32 26 26 26 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 33 32 34 35 48 55 48 55 48 55 8 42 125 1.7		
	voltage $\begin{array}{c} \mbox{chip} & T_{J} = \mbox{full ra} \\ T_{J} = \mbox{full range} (for \mbox{legacy chip}) & T_{J} = \mbox{full ra} \\ \hline T_{J} = \mbox{full range} (for \mbox{legacy chip}) & T_{J} = \mbox{full ra} \\ \hline T_{J} = \mbox{full ra} \\ \hline T_{J} = \mbox{full range} (for \mbox{legacy chip}) & T_{J} = \mbox{full ra} \\ \hline T_{J} = \mbox{full ra} \\$	$I_0 = 1 \text{ mA to } 100 \text{ mA}$	A, and T _J = 25°C		15	60	
Output voltage		$I_0 = 1 \text{ mA to } 40 \text{ mA},$	and $T_J = 25^{\circ}C$		8	30	mV
$\frac{I_{O} = 1 \text{ mA to 70}}{T_{J} = \text{full range (i)}}$ $\frac{I_{O} = 1 \text{ mA to 70}}{T_{J} = \text{full range (i)}}$ $\frac{V_{I} = 7 \text{ V to 20 V}}{T_{J} = 25^{\circ}\text{C (for le})}$ $\frac{V_{I} = 8 \text{ V to 20 V}}{T_{J} = 25^{\circ}\text{C (for le)}}$ $\frac{V_{I} = 7 \text{ V to 20 V}}{T_{J} = 25^{\circ}\text{C (for n)}}$ $\frac{V_{I} = 8 \text{ V to 20 V}}{T_{J} = 25^{\circ}\text{C (for n)}}$ $\frac{V_{I} = 8 \text{ V to 20 V}}{T_{J} = 25^{\circ}\text{C (for n)}}$ $\frac{V_{I} = 8 \text{ V to 20 V}}{T_{J} = 25^{\circ}\text{C (for n)}}$ $\frac{V_{I} = 8 \text{ V to 20 V}}{T_{J} = 25^{\circ}\text{C (for n)}}$ $\frac{V_{I} = 8 \text{ V to 20 V}}{T_{J} = 25^{\circ}\text{C (for n)}}$ $\frac{V_{I} = 8 \text{ V to 20 V}}{T_{J} = 25^{\circ}\text{C (for n)}}$ $\frac{V_{I} = 8 \text{ V to 20 V}}{T_{J} = 25^{\circ}\text{C (for n)}}$ $\frac{V_{I} = 8 \text{ V to 20 V}}{T_{J} = 25^{\circ}\text{C (for n)}}$ $\frac{V_{I} = 8 \text{ V to 20 V}}{T_{J} = 25^{\circ}\text{C (for n)}}$ $\frac{V_{I} = 8 \text{ V to 18 V}}{\text{and } T_{J} = 25^{\circ}\text{C (for n)}}$ $\frac{V_{I} = 8 \text{ V to 18 V}}{\text{and } T_{J} = 25^{\circ}\text{C (for n)}}$ $\frac{V_{I} = 8 \text{ V to 18 V}}{\text{and } T_{J} = 25^{\circ}\text{C (for n)}}$ $\frac{V_{I} = 8 \text{ V to 18 V}}{\text{and } T_{J} = 25^{\circ}\text{C (for n)}}$ $\frac{V_{I} = 8 \text{ V to 18 V}}{\text{and } T_{J} = 25^{\circ}\text{C (for n)}}$	for new chin	$I_0 = 1 \text{ mA to } 100 \text{ mA}$	A, and T _J = 25°C		15	35	niv
		$I_0 = 1 \text{ mA to } 40 \text{ mA},$	and T _J = 25°C		8	15	
Output noise voltage	for legacy chip	f = 10 Hz to 100 kHz	z, and T _J = 25°C		42		μV
Calpar noise voitage	for new chip	f = 10 Hz to 100 kHz	z, and T _J = 25°C		125		44
Dropout voltage	for legacy chip	T. = 25°C			1.7		V
Dispour voltage	for new chip	· J = 20 0			1.7		V



6.7 Electrical Characteristics: UA78L05 (Both Legacy and New Chip) (continued)

at specified junction temperature, $V_1 = 10 \text{ V}$, $C_{IN} = 0.33 \mu\text{F}$, $C_{OUT} = 0.1\mu\text{F}$ and $I_O = 40 \text{ mA}$ (unless otherwise noted)⁽¹⁾

PARAMETER	TE	EST CONDITIONS ⁽²⁾	MIN	TYP	MAX	UNIT
	for logon , ship	$T_J = 25^{\circ}C$		3.8	6 5.5 3.95 4.0 1.5 1.5 1.5	mA
Bias current	for legacy chip	T _J = 125°C		3.8 6 5.5 3.95 3.63 3.95 4.0 1.5 1.5 1.5	mA	
bias current	for now obin	$T_J = 25^{\circ}C$		3.53	3.95	
	for new chip	T _J = 125°C			4.0	mA
	V_I = 8 V to 20 V, and T_J = full rang	(for new legacy chip)			1.5	mA
	I_{O} = 1 mA to 40 mA, and	UA78L05C		5.5 3.53 3.95 4.0 1.5 1.5 1.5 0.485 0.01	mA	
Diag ourrent change	T_J = full range (for legacy chip)	UA78L05AC and UA78L05AI			1.5	mA
Bias current change	V_I = 8 V to 20 V, and T_J = full range	(for new chip)			0.485	
	I_{O} = 1 mA to 40 mA, and	UA78L05C			0.01	mA
	T_J = full range (for new chip)	UA78L05AC and UA78L05AI			0.01	

(1) Applies to UA78L05C, UA78L05AC and UA78L05AI.

(2) Pulse-testing techniques maintain T_J as close to T_A as possible. Thermal effects must be taken into account separately. For legacy chip, temperature range for the UA78L05C, UA78L05AC is T_J = 0°C to 125°C, and for the UA78L05AI is T_J = -40°C to 125°C. For new chip, temperature range for the UA78L05C, UA78L05AC and UA78L05AI is T_J = -40° C to 125°C.

6.8 Electrical Characteristics: UA78L12 (Both Legacy and New Chip)

at specified junction temperature, $V_I = 19 V$, $C_{IN} = 0.33 \mu$ F, $C_{OUT} = 0.1 \mu$ F and $I_O = 40 \text{ mA}$ (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS ⁽²⁾		MIN	TYP	MAX	UNIT
		T _J = 25°C	UA78L12C (legacy chip)	11.1	12	12.9	
	V_{I} = 14 V to 27 V, and I_{O}	1 - 25 0	UA78L12AC (legacy chip)	11.5	12	12.5	
	= 1 mA to 40 mA	T _J = 0°C to 125°C	UA78L12C (legacy chip)	10.8		13.2	
	1j - 0 0 10 125 0		UA78L12AC (legacy chip)	11.4		12.6	
	$T_J = 0^{\circ}C$ to 125°C, and I_O	= 1 mA to 70 mA	UA78L12C (legacy chip)	10.8		13.2	
Output voltage	1j - 0 C to 125 C, and 10	- 1 ma to 70 ma	UA78L12AC (legacy chip)	11.4		12.6	V
		T _J = 25°C	UA78L12C (new chip)	11.83	12	12.5 13.2 12.6 13.2	v
	$V_{\rm I}$ = 14 V to 27 V, and I _O	1 j = 25°C	UA78L12AC (new chip)	11.03	12	12.31	
	= 1 mA to 40 mA	T _J = -40°C to 125°C	UA78L12C (new chip)	11.65		10.25	
		1j40 C to 125 C	UA78L12AC (new chip)	11.05		12.55	
	$T_1 = -40^{\circ}$ C to 125°C, and $I_0 = 1$ mA to 70 mA		UA78L12C (new chip)	11.47		10.25	
	1 J – -40 C to 125 C, and	i ₀ – T IIIA 10 70 IIIA	UA78L12AC (new chip)	11.47		12.55	
		V _I = 14.5 V to 27 V	for legacy chip		55	12.6 13.2 12.6 12.31 12.35 12.35 250 200 80	
Input voltage regulation	T,1 = 25°C	V _I = 16 V to 27 V	lor legacy chip		49	200	mV
	1) - 25 0	V _I = 14.0 V to 27 V	for new chip		55	80	IIIV
		V _I = 16 V to 27 V			49	65	
			UA78L12C (legacy chip)	36	42		
Ripple rejection	T _J = 25°C	V _I = 15 V to 25 V, and f =	UA78L12AC (legacy chip)	37	42		dB
		120 Hz	UA78L12C (new chip)	40	50		uD
			UA78L12AC (new chip)	40	50		



6.8 Electrical Characteristics: UA78L12 (Both Legacy and New Chip) (continued)

at specified junction temperature, V_I = 19 V, C_{IN} = 0.33 µF, C_{OUT} = 0.1µF and I_O = 40 mA (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS ⁽²⁾		MIN	TYP	MAX	UNIT
		I _O = 1 mA to 100 mA	for logo y ohin		22	100	
Output valtage regulation	T - 25°C	I _O = 1 mA to 40 mA	for legacy chip		13	50	mV
Output voltage regulation	T _J = 25°C	I _O = 1 mA to 100 mA	for now ohin	22 70 13 30 70 290 1.7 1.7 4.3 6.5 6 3.84 4.350 4.355 1.5 0.2 0.2	mv		
		I _O = 1 mA to 40 mA	for new chip		13	30	
	T _J = 25°C, and f = 10 Hz	for legacy chip			70		μV
Output noise voltage	to 100 kHz	for new chip			290		μV
Dreneut veltage	T.I = 25°C	for legacy chip			1.7		V
Dropout voltage	1 J = 25 C	for new chip			1.7		v
	T _J = 25°C	forlandovahin			4.3	6.5	
Bias current	T _J = 125°C	for legacy chip			6	mA	
Dias current	T _J = 25°C	for now ship			3.84	4.350	
	T _J = 125°C	for new chip				4.355	mA
		V _I = 16 V to 27 V (legacy	chip)			1.5	
	$T_J = 0^{\circ}C$ to 125°C	L = 1 = 1 = 10 = 10	UA78L12C (legacy chip)			0.2	
Dies surrent shan re		$I_0 = 1 \text{ mA to } 40 \text{ mA}$	UA78L12AC (legacy chip)			0.1	
T _J = -40°C to 125°C	$V_I = 16 V$ to 27 V (new chi	ip)			0.450	mA	
	L = 1 mA to 40 mA	UA78L12C (new chip)			0.01		
		I _O = 1 mA to 40 mA	UA78L12AC (new chip)			0.01	

(1) Applies to UA78L12C and UA78L12AC.

(2) Pulse-testing techniques maintain T_J as close to T_A as possible. Thermal effects must be taken into account separately. For legacy chip, temperature range for the UA78L12C, UA78L12AC is T_J = 0°C to 125°C. For new chip, temperature range for the UA78L12C and UA78L12AC is T_J = –40°C to 125°C.

6.9 Electrical Characteristics: UA78L06 (Legacy Chip Only)

at specified junction temperature, $V_I = 12 V$, $C_{IN} = 0.33 \mu$ F, $C_{OUT} = 0.1 \mu$ F and $I_O = 40 \text{ mA}$ (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS ⁽²⁾		MIN	TYP	MAX	UNIT
		T - 25°C	UA78L06C	5.7	6.2	6.7	
	V _I = 8.5 V to 20 V,	T _J = 25°C	UA78L06AC	5.95	6.2	6.45	
	$I_0 = 1 \text{ mA to } 40 \text{ mA}$	T _{.1} = 0°C to 125°C	UA78L06C	5.6		6.8	V
Output voltage		$I_{\rm J} = 0 {\rm C} {\rm I0} {\rm I25} {\rm C}$	UA78L06AC	5.9		6.5	v
	$T_{1} = 0^{\circ}C$ to 125°C, and $I_{0} = 1$	$m\Lambda$ to $70 m\Lambda$	UA78L06C	5.6		6.8	
	$ 1_{j} = 0 \ C \ 10 \ 125 \ C, and 1_{0} = 1$	IIIA IO 70 IIIA	UA78L06AC	5.9		6.5	
		V ₁ = 8.5 V to 20 V	UA78L06C		35	200	
nput voltage regulation $ T_1 = 25^{\circ}C$	T - 25°C	v ₁ = 0.5 v to 20 v	UA78L06AC		35	175	mV
input voltage regulation	1j - 25 0	V ₁ = 9 V to 20 V	UA78L06C		29	150	IIIV
		v ₁ - 9 v to 20 v	UA78L06AC		29		
Pipple rejection	T _{.1} = 25°C, V ₁ = 10 V to 20 V, a	and $f = 120 Hz$	UA78L06C	39	48		dB
Ripple rejection	$ 1_{\rm J} - 25$ C, $v_{\rm I} - 10$ V to 20 V, a		UA78L06AC	40	48		uБ
Output voltage	T., = 25°C	I _O = 1 mA to 100 mA			16	80	mV
regulation	1j = 25 C	I _O = 1 mA to 40 mA			9	40	mv
Output noise voltage	T _J = 25°C, and f = 10 Hz to 10	0 kHz	kHz		46		μV
Dropout voltage	T _J = 25°C				1.7		V
Bias current	T _J = 25°C				3.9	6	mA
	T _J = 125°C					5.5	ШA



UA78L SLVS010X – JANUARY 1976 – REVISED JUNE 2023

6.9 Electrical Characteristics: UA78L06 (Legacy Chip Only) (continued)

at specified junction temperature, V_I = 12 V, C_{IN} = 0.33 µF, C_{OUT} = 0.1µF and I_O = 40 mA (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS ⁽²⁾ V ₁ = 9 V to 20 V I ₀ = 1 mA to 40 mA			ТҮР	MAX	UNIT
		V ₁ = 9 V to 20 V				1.5	
Bias current change	T _J = 0°C to 125°C	1 - 1 = 1	UA78L06C			0.2	mA
		1 ₀ = 1 mA to 40 mA	UA78L06AC			0.1	

(1) Applies to UA78L06C and UA78L06AC.

(2) Pulse-testing techniques maintain T_J as close to T_A as possible. Thermal effects must be taken into account separately. For legacy chip, temperature range for the UA78L06C and UA78L06AC is $T_J = 0^{\circ}$ C to 125°C.

6.10 Electrical Characteristics: UA78L08 (Legacy Chip Only)

at specified junction temperature, V_I = 14 V, C_{IN} = 0.33 µF, C_{OUT} = 0.1µF and I_O = 40 mA (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS ⁽²⁾		MIN	TYP	MAX	UNIT
		T - 25°C	UA78L08C	7.36	8	8.64	
	V _I = 10.5 V to 23 V,	T _J = 25°C	UA78L08AC	7.7	8	8 8.64 8 8.3 8.8 8.4 8.8 8.4 2 200 2 175 6 150 6 125 6 6 8 80 0 40 4 6 5.5 1.5 0.2 2.5	
0.4	$I_0 = 1 \text{ mA to } 40 \text{ mA}$	T - 000 to 40500	UA78L08C	7.2		8.8	V
Output voltage		$T_J = 0^{\circ}C$ to $125^{\circ}C$	UA78L08AC	7.6		8.4	v
		T - 000 to 40500	UA78L08C	7.2		8.8	
	I _O = 1 mA to 70 mA	$T_J = 0^{\circ}C$ to $125^{\circ}C$	UA78L08AC	7.6		8.4	
			UA78L08C		42	200	
	T 0500	$V_1 = 10.5 V \text{ to } 23 V$	UA78L08AC		42	175	.,
Input voltage regulation	$I_{\rm J} = 25^{\circ} {\rm C}$	V 44.V/L 00.V/	UA78L08C		36	150	mV
		$V_1 = 11 V \text{ to } 23 V$	UA78L08AC		36	3 125	
Dinale action			UA78L08C	36	46		dB
Ripple rejection	V _I = 13 V to 23 V, f = 120 Hz, a	and $I_J = 25^{\circ}C$	UA78L08AC	37	46		đВ
Output voltage	T _ 05%0	I _O = 1 mA to 100 mA	I		18	80) (
regulation	T _J = 25°C	$I_0 = 1 \text{ mA to } 40 \text{ mA}$			10	40	mV
Output noise voltage	f = 10 Hz to 100 kHz, and T_J =	25°C			54		μV
Dropout voltage	T _J = 25°C				1.7		V
D : 1	T _J = 25°C				4	6	
Bias current	T _J = 125°C					5.5	mA
		V _I = 11 V to 23 V				1.5	
Bias current change	$T_J = 0^{\circ}C$ to 125°C		UA78L08C			0.2	mA
		$I_0 = 1 \text{ mA to } 40 \text{ mA}$	UA78L08AC			0.1	

(1) Applies to UA78L08C and UA78L08AC.

(2) Pulse-testing techniques maintain T_J as close to T_A as possible. Thermal effects must be taken into account separately. For legacy chip, temperature range for the UA78L08C and UA78L08AC is $T_J = 0^{\circ}$ C to 125°C.

6.11 Electrical Characteristics: UA78L09 (Legacy Chip Only)

at specified junction temperature, $V_I = 16 V$, $C_{IN} = 0.33 \mu$ F, $C_{OUT} = 0.1 \mu$ F and $I_O = 40 \text{ mA}$ (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS ⁽²⁾		MIN	TYP	MAX	UNIT
		T.I = 25°C	UA78L09C	8.3	9	9.7	
	V _I = 12 V to 24 V,	1 _J = 25 C	UA78L09AC	8.6	9	9.4	ĺ
Output voltage	Dutput voltage	T _{.1} = 0°C to 125°C	UA78L09C	8.1		9.9	V
Output voltage		1j=00101250	UA78L09AC	8.55		9.45	v
	L = 1 mA to 70 mA and T = 0	mA and $T = 0^{\circ}C$ to $125^{\circ}C$		8.1		9.9	
	I_{O} = 1 mA to 70 mA, and T_{J} = 0°C to 125°C		UA78L09AC	8.55		9.45	
		V ₁ = 12 V to 24 V	UA78L09C		45	225	
Input voltage regulation $T_J = 25$	T 25°C	V - 12 V to 24 V	UA78L09AC		45	175	mV
	11 - 25 0	V ₁ = 13 V to 24 V	UA78L09C		40	175	ΠV
		VI - 15 V tO 24 V	UA78L09AC		40	125	



6.11 Electrical Characteristics: UA78L09 (Legacy Chip Only) (continued)

at specified junction temperature, V_I = 16 V, C_{IN} = 0.33 µF, C_{OUT} = 0.1µF and I_O = 40 mA (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS ⁽²⁾		MIN	TYP	MAX	UNIT
Dinale rejection	$V_{1} = 4E V_{1} = 2E V_{1} = 420 I_{1}$	In and T = 25°C	UA78L09C	36	45		٩D
Ripple rejection	V _I = 15 V to 25 V, f = 120 H	$1z$, and $1_{\rm J} = 25^{\circ}{\rm C}$	UA78L09AC	38	45		dB
Output voltage	T - 25°C	I _O = 1 mA to 100 mA			19	90	mV
regulation	T _J = 25°C	I_0 = 1 mA to 40 mA	I _O = 1 mA to 40 mA		11	40	mv
Output noise voltage	f = 10 Hz to 100 kHz, and	T _J = 25°C	25°C		58		μV
Dropout voltage	T _J = 25°C				1.7		V
Diag ourrant	T _J = 25°C				4.1	6	ma A
Bias current	T _J = 125°C					5.5	mA
		V _I = 13 V to 24 V				1.5	
Bias current change	$T_J = 0^{\circ}C$ to 125°C	$I_{O} = 1 \text{ mA to } 40 \text{ mA}$	UA78L09C			0.2	mA
		$I_0 = 1 \text{ mA to 40 mA}$	UA78L09AC			0.1	

(1) Applies to UA78L09C ad UA78L09AC.

(2) Pulse-testing techniques maintain T_J as close to T_A as possible. Thermal effects must be taken into account separately. For legacy chip, temperature range for the UA78L09C and UA78L09AC is $T_J = 0^{\circ}$ C to 125°C.

6.12 Electrical Characteristics: UA78L10 (Legacy Chip Only)

at specified junction temperature, V_I = 14 V, C_{IN} = 0.33 μ F, C_{OUT} = 0.1 μ F and I_O = 40 mA (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS ⁽²⁾	MIN	TYP	MAX	UNIT
	$V_1 = 13$ V to 25 V, and $I_0 = 1$	T _J = 25°C	9.6	10	10.4	
Output voltage	mA to 40 mA	$T_J = 0^{\circ}C$ to 125°C	9.5		10.5	V
	$T_J = 0^{\circ}C$ to 125°C, and $I_O = 1$	mA to 70 mA	9.5		10.5 10.5 175 125 90 40	
Input voltage regulation	T - 25°C	V _I = 13 V to 25 V		51	175	mV
Input voltage regulation	$T_J = 25^{\circ}C$	V _I = 14 V to 25 V		42	125	mv
Ripple rejection	T _J = 25°C, V _I = 15 V to 25 V, a	nd f = 120 Hz	37	44		dB
	T - 25°C	I _O = 1 mA to 100 mA		20	90	
Output voltage regulation	$T_J = 25^{\circ}C$	I _O = 1 mA to 40 mA		11		mV
Output noise voltage	T _J = 25°C, and f = 10 Hz to 10	0 kHz		62		μV
Dropout voltage	T _J = 25°C			1.7		V
Bias current	T _J = 25°C			4.2	6	mA
Dias current	T _J = 125°C				5.5	mA
Dias surrent shange	T = 0°C to 125°C	V _I = 14 V to 25 V			1.5	
Bias current change	$T_J = 0^{\circ}C$ to 125°C	$I_{O} = 1 \text{ mA to } 40 \text{ mA}$		42 12 7 44 20 9 11 4 62 1.7 4.2 5. 1.7 5.	0.1	mA

(1) Applies to UA78L10AC.

(2) Pulse-testing techniques maintain T_J as close to T_A as possible. Thermal effects must be taken into account separately. For legacy chip, temperature range for the UA78L10AC is $T_J = 0^{\circ}$ C to 125°C.



6.13 Electrical Characteristics: UA78L15 (Both Legacy and New Chip)

at specified junction temperature, $V_I = 23 \text{ V}$, $C_{IN} = 0.33 \mu\text{F}$, $C_{OUT} = 0.1 \mu\text{F}$ and $I_O = 40 \text{ mA}$ (unless otherwise noted)⁽¹⁾

at specified junction temp PARAMETER		TEST CONDITIONS (2)		MIN	TYP	MAX	UNIT
		T _J = 25°C	UA78L15C (legacy chip)	13.8	15	16.2	V
	V _I = 17.5 V to 30 V, and	1] - 25 C	UA78L15AC (legacy chip)	14.4	15	15.6	V
	I _O = 1 mA to 40 mA	T _J = 0°C to 125°C	UA78L15C (legacy chip)	13.5		16.5	V
		1 - 0 0 10 120 0	UA78L15AC (legacy chip)	14.25		15.75	V
	T _J = 0°C to 125°C, and I _O	= 1 mA to 70 mA	UA78L15C (legacy chip)	13.5		16.5	V
Output voltage			UA78L15AC (legacy chip)	14.25		15.75	V
ouput volage		T _J = 25°C	UA78L15C (new chip)	14.750	15	15.425	
	V ₁ = 17.5 V to 30 V, and	1 - 25 0	UA78L15AC (new chip)	14.750	15	15.425	
	$I_0 = 1 \text{ mA to } 40 \text{ mA}$	T = 40°C to 125°C	UA78L15C (new chip)	14.575		15.450	V
		T _J = -40°C to 125°C	UA78L15AC (new chip)	14.575		15.450	v
	T 40%0 / 405%0 /		UA78L15C (new chip)	14.35		15.45	
	T _J = -40°C to 125°C, and	$I_0 = 1 \text{ mA to } 70 \text{ mA}$	UA78L15AC (new chip)	14.35		15.45	
		V _I = 17.5 V to 30 V	for logo y chin		65	300	
Innut voltage regulation	T - 25°C	V ₁ = 20 V to 30 V	for legacy chip		58	250	ma) /
Input voltage regulation	T _J = 25°C	V _I = 17.5 V to 30 V	fan marin ak in		65	82	mV
		V ₁ = 20 V to 30 V	for new chip		58	60	
		V ₁ = 18.5 V to 28.5 V, and f =	UA78L15C (legacy chip)	33	39		
	T 0500	120 Hz	UA78L15AC (legacy chip)	34	39		
Ripple rejection	T _J = 25°C	V ₁ = 18.5 V to 28.5 V, and f =	UA78L15C (new chip)	40	45		dB
		120 Hz	UA78L15AC (new chip)	40	45		
		I _O = 1 mA to 100 mA	for logoou shim		25	150	
	T 25°C	$I_0 = 1 \text{ mA to } 40 \text{ mA}$	for legacy chip		15	75	ma\/
Output voltage regulation	T _J = 25°C	I _O = 1 mA to 100 mA	for now obin		25	27	mV
		I_{O} = 1 mA to 40 mA	for new chip		15	60	
	$T_J = 25^{\circ}C$, and f = 10 Hz	for legacy chip			82		
Output noise voltage	to 100 kHz	for new chip			388		μV
	T 25°C	for legacy chip			1.7		
Dropout voltage	T _J = 25°C	for new chip			1.7		V
	T _J = 25°C	for langer obje			4.6	6.5	
Diag gurrant	T _J = 125°C	for legacy chip				6	~- ^
Bias current	T _J = 25°C	for now ship			4.1	4.670	mA
	T _J = 125°C	for new chip				4.675	



6.13 Electrical Characteristics: UA78L15 (Both Legacy and New Chip) (continued)

at specified junction temperature, $V_I = 23 V$, $C_{IN} = 0.33 \mu$ F, $C_{OUT} = 0.1 \mu$ F and $I_O = 40 m$ A (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS ⁽²⁾		MIN	TYP	MAX	UNIT
		V _I = 10 V to 30 V	legacy chip			1.5	
	T _J = 0°C to 125°C	I_{O} = 1 mA to 40 mA	UA78L15C (legacy chip)	0.2			
			UA78L15AC (legacy chip)			0.1	mA
Bias current change		V _I = 20 V to 30 V	new chip			0.425	IIIA
T _J = -40°C to 125°C	T _J = -40°C to 125°C		UA78L15C (new chip)			0.01	
		I _O = 1 mA to 40 mA	UA78L15AC (new chip)			0.02	

(1) Applies to UA78L15C and UA78L15AC.


(2) Pulse-testing techniques maintain T_J as close to T_A as possible. Thermal effects must be taken into account separately. For legacy chip, temperature range for the UA78L15C, UA78L15AC is $T_J = 0^{\circ}$ C to 125°C. For new chip, temperature range for the UA78L15C and UA78L15AC is $T_J = -40^{\circ}$ C to 125°C.





6.14 Typical Characteristics


at specified junction temperature T_J = 25 °C, V_I = 10 V, V_O = 5 V, C_{IN} = 0.33 μ F, C_{OUT} = 0.1 μ F, and I_O = 1 mA (unless otherwise noted)





6.14 Typical Characteristics (continued)


at specified junction temperature T_J = 25 °C, V_I = 10 V, V_O = 5 V, C_{IN} = 0.33 μ F, C_{OUT} = 0.1 μ F, and I_O = 1 mA (unless otherwise noted)





6.14 Typical Characteristics (continued)


at specified junction temperature T_J = 25 °C, V_I = 10 V, V_O = 5 V, C_{IN} = 0.33 µF, C_{OUT} = 0.1µF, and I_O = 1 mA (unless otherwise noted)





6.14 Typical Characteristics (continued)

at specified junction temperature T_J = 25 °C, V_I = 10 V, V_O = 5 V, C_{IN} = 0.33 µF, C_{OUT} = 0.1µF, and I_O = 1 mA (unless otherwise noted)






7 Detailed Description

7.1 Overview

The UA78L series of fixed-voltage, integrated-circuit voltage regulators is designed for a wide range of applications. The UA78L series supports a wide range of input voltages and can deliver 100 mA of load current.

This device features internal current-limiting and thermal shutdown mechanisms. To provide reliable operation across wide V_I ranges, the current-limiting mechanism modulates the load current capacity both by monitoring the V_O level and the difference between the V_I and V_O voltage levels. The operating ambient temperature range of the device is -40° C to $+125^{\circ}$ C for all variants of the new chip.

7.2 Functional Block Diagram



NOTE: Resistor values shown are nominal.

7.3 Feature Description

7.3.1 Current Limit

The device has an internal current-limit circuit that protects the regulator during transient high-load current faults or shorting events. In a high-load current fault, the current limit scheme limits the output current to the current limit (I_{CL}). I_{CL} is listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current-limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in current limit, the pass transistor dissipates power $[(V_I - V_O) \times I_{CL}]$. For more information on current limits, see the *Know Your Limits* application note.

To achieve a safe operation across a wide range of Input voltage, the UA78L series also has a built-in protection mechanism with current limit. The protection mechanism decreases the current limit as input-to-output voltage increases and keeps the power transistor inside a safe operating region for all values of input-to-output voltage. This protection is designed to provide some output current at all values of input-to-output voltage limits defined in the *Recommended Operating Conditions* table. Figure 7-1 shows the behavior of the current limit variation.




Figure 7-1. Current-Limit vs V_{Head-room} Behavior for New Chip Only

7.3.2 Thermal Shutdown

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature (T_J) of the pass transistor rises to $T_{SD(shutdown)}$ (typical). Thermal shutdown hysteresis makes sure that the device resets (turns on) when the temperature falls to $T_{SD(reset)}$ (typical).

The thermal time-constant of the semiconductor die is fairly short, thus the device can cycle on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start-up can be high from large $V_I - V_O$ voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start-up completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the internal protection circuitry of the device is designed to protect against thermal overall conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

7.3.3 Dropout Voltage (V_{DO})

Dropout voltage (V_{DO}) is defined as the input voltage minus the output voltage ($V_I - V_O$) at the rated output current (I_{RATED}), where the pass transistor is fully on. I_{RATED} is the maximum I_O listed in the *Recommended Operating Conditions* table. In dropout operation, the pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the value required to maintain output regulation, then the output voltage falls as well.



7.4 Device Functional Modes

Table 7-1 provides a quick comparison between the normal and dropout modes of operation.

		••••••••••						
OPERATING MODE	PARAMETER							
OF ERATING MODE	VI	lo						
Normal	$V_{I} > V_{OUT(nom)} + V_{DO}$	I _O < I _{CL}						
Dropout	$V_{I} < V_{OUT(nom)} + V_{DO}$	I _O < I _{CL}						

Table 7-1.	Device	Functional	Mode	Comparison
------------	--------	-------------------	------	------------

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V_{OUT(nom)} + V_{DO})
- The output current is less than the current limit ($I_O < I_{CL}$)
- The device junction temperature is greater than -40°C and less than +125°C

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, $V_I < V_{OUT(NOM)} + V_{DO}$, directly after being in a normal regulation state, but *not* during start up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ($V_{OUT(NOM)} + V_{DO}$), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.



8 Applications and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The UA78L series is designed for use as a linear regulator with only a few external components needed. The UA78L can also be used to clean power-supply noise by attenuating ripple on the input signal.

8.2 Typical Application

The UA78L series is typically used as a fixed-output linear regulator, sourcing current up to 100 mA into a load.




Figure 8-1. Fixed-Output Regulator

8.2.1 Design Requirements

The COMMON pin must be tied to ground to set the OUTPUT pin to the desired fixed output voltage.

Although not required, a 0.33-µF bypass capacitor is recommended on the input, and a 0.1-µF bypass capacitor is recommend on the output.

8.2.2 Detailed Design Procedure

8.2.2.1 Input and Output Capacitor Requirements

Although both input and output capacitor are not required for stability, good analog design practice is to connect a capacitor from IN to COMMON and from OUT to COMMON. The input capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. Use an input capacitor if the source impedance is more than 0.5 Ω . A higher value capacitor can be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

Dynamic performance of the device is improved with the use of a large output capacitor. Use an output capacitor within the range specified in the *Recommended Operating Conditions* table for stability.

8.2.2.2 Power Dissipation (P_D)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation (P_D).

$$\mathsf{P}_\mathsf{D} = (\mathsf{V}_\mathsf{I} - \mathsf{V}_\mathsf{O}) \times \mathsf{I}_\mathsf{O}$$

(1)



Note

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation, use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A).

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D})$$
⁽²⁾

Thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance. As mentioned in the *An empirical analysis of the impact of board layout on LDO thermal performance* application note, $R_{\theta JA}$ can be improved by 35% to 55% compared to the *Thermal Information* table value with the PCB board layout optimization.

8.2.2.3 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the linear regulator when in circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The *Thermal Information* table lists the primary thermal metrics, which are the junction-to-top characterization parameter (ψ_{JT}) and junction-to-board characterization parameter (ψ_{JB}). These parameters provide two methods for calculating the junction temperature (T_J), as described in the following equations. Use the junction-to-top characterization parameter (ψ_{JT}) with the temperature at the center-top of device package (T_T) to calculate the junction temperature. Use the junction-to-board characterization parameter (ψ_{JB}) with the PCB surface temperature 1 mm from the device package (T_B) to calculate the junction temperature.

$$T_{J} = T_{T} + \psi_{JT} \times P_{D}$$
⁽³⁾

where:

- P_D is the dissipated power
- T_T is the temperature at the center-top of the device package



$$\Gamma_J = T_B + \Psi_{JB} \times P_D$$

(4)

where:

 T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the *Semiconductor and IC Package Thermal Metrics* application note.

8.2.2.4 External Capacitor Requirements

The UA78L is designed to be stable without any external component. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors recommended in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

8.2.2.5 Overload Recovery

As the input voltage rises when power is first turned on, the output follows the input, allowing the regulator to start up into very heavy loads. The input-to-output voltage differential is small during start up when the input voltage is rising, allowing the regulator to supply large output currents. With a high input voltage, a problem can occur where removing an output short does not allow the output voltage to recover. Other regulators also exhibit this phenomenon, so the behavior is not unique to the UA78L.

The problem occurs with a heavy output load when the input voltage is high and the output voltage is low. Common situations occur immediately after removing a short circuit or when the shutdown pin is pulled high after the input voltage is already turned on. The load line for such a load has the possibility to intersect the output current curve at two points. If this happens, there are two stable output operating points for the regulator. With this double intersection, the input power supply can possibly need to be cycled down to zero and brought up again to make the output recover to the desired voltage operating point.

8.2.2.6 Reverse Current

Excessive reverse current can damage this device. Reverse current flows through the emitter-base junction of the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of $V_0 \le V_1 + 7 V$. These conditions are:

- If the device has a large C_{OUT} and the input supply collapses with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, use external protection to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated. Limit reverse current to 5% or less of the rated output current of the device in the event this current cannot be avoided.



Figure 8-2 shows one approach for protecting the device.




Figure 8-2. Example Circuit for Reverse Current Protection Using a Schottky Diode

8.2.2.7 Polarity Reversal Protection

In many applications, a voltage regulator powers a load that is not connected to ground, but instead, is connected to a voltage source of the opposite polarity (for example, operational amplifiers, level-shifting circuits, and so on). During start-up and short-circuit events, this connection can lead to polarity reversal of the regulator output and can damage the internal components of the regulator.

To avoid polarity reversal on the regulator output, use external protection to protect the device.

Figure 8-3 shows one approach for protecting the device.





Figure 8-3. Example Circuit for Polarity Reversal Protection Using a Schottky Diode



8.2.3 Application Curves





8.3 System Examples

8.3.1 Positive Regulator in Negative Configuration

Figure 8-10 shows the UA78L as a positive regulator used in a negative configuration.




Figure 8-10. Positive Regulator in Negative Configuration (V₁ Must Float)

8.3.2 Current Limiter Circuit

Figure 8-11 shows an example of using the UA78L as a current limiter. The output current limit is set by Equation 5.




Figure 8-11. Current Limiter Example

8.4 Power Supply Recommendations

See the *Recommended Operating Conditions* table for the recommended power-supply voltages for each variation of the UA78L. Each device variant can have a different recommended maximum operating voltage.



8.5 Layout

8.5.1 Layout Guidelines

Keep trace widths large enough to eliminate problematic I×R voltage drops at the input and output pins. Place bypass capacitors as close to the UA78L as possible. Additional copper and vias connected to ground facilitate additional thermal dissipation, preventing the device from reaching thermal overload.

8.5.2 Layout Example




Figure 8-12. Example Layout for the PK Package



9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

9.1.1.1 Evaluation Module

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the UA78L. The UA78LEVM-075 (and related user guide) can be requested at the Texas Instruments website through the product folders or purchased directly from the TI eStore.

9.1.2 Device Nomenclature

PRODUCT	V _{OUT}
	 xx is the nominal output voltage (for example, 05 = 5.0 V, 15 = 15.0 V). yyy is the package designator. z is the package quantity.
UA78L xx<i>yyy</i>z M3 New chip	 xx is the nominal output voltage (for example, 05 = 5.0 V, 15 = 15.0 V). yyy is the package designator. z is the package quantity. M3 is a suffix designator for new chip redesigns on the latest TI process technology.

Table 9-1. Device Nomenclature⁽¹⁾

For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PUA78L033AIPK	ACTIVE	SOT-89	PK	3	1000	TBD	Call TI	Call TI	-40 to 125		Samples
PUA78L05ACPKM3	ACTIVE	SOT-89	PK	3	1000	TBD	Call TI	Call TI	-40 to 125		Samples
UA78L02ACD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L02A	Samples
UA78L02ACDG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L02A	Samples
UA78L02ACLP	LIFEBUY	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L02AC	
UA78L02ACLPE3	LIFEBUY	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L02AC	
UA78L033AIPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	07	Samples
UA78L05ACD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L05A	Samples
UA78L05ACDE4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L05A	Samples
UA78L05ACDG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L05A	Samples
UA78L05ACDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 125	78L05A	Samples
UA78L05ACDRE4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L05A	Samples
UA78L05ACDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L05A	Samples
UA78L05ACLP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L05AC	Samples
UA78L05ACLPE3	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L05AC	Samples
UA78L05ACLPM	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L05AC	Samples
UA78L05ACLPME3	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L05AC	Samples
UA78L05ACLPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L05AC	Samples
UA78L05ACLPRE3	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L05AC	Samples
UA78L05ACPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	F5	Samples



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Sample
UA78L05ACPKE6	ACTIVE	SOT-89	PK	3	1000	RoHS & Non-Green	SNBI	Level-1-260C-UNLIM	0 to 125	F5	Samples
UA78L05ACPKG3	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	F5	Samples
UA78L05ACPKM3	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	F5	Samples
UA78L05AID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	78L05AI	Samples
UA78L05AIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	78L05AI	Samples
UA78L05AIDRE4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	78L05AI	Samples
UA78L05AILP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	78L05AI	Samples
UA78L05AILPE3	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	78L05AI	Samples
UA78L05AILPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	78L05AI	Samples
UA78L05AILPRE3	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	78L05AI	Samples
UA78L05AIPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	J5	Samples
UA78L05AIPKG3	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	J5	Samples
UA78L05CD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L05C	Samples
UA78L05CDG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L05C	Samples
UA78L05CDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L05C	Samples
UA78L05CDRE4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L05C	Samples
UA78L05CLP	LIFEBUY	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L05C	
UA78L05CLPE3	LIFEBUY	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L05C	
UA78L05CLPR	ACTIVE	TO-92	LP	3		RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L05C	Samples
UA78L05CPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	B5	Samples
UA78L05CPKG3	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	B5	Samples



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UA78L06ACLP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L06AC	Samples
UA78L06ACLPR	LIFEBUY	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L06AC	
UA78L06ACLPRE3	LIFEBUY	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L06AC	
UA78L06ACPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	F6	Samples
UA78L06ACPKG3	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	F6	Samples
UA78L08ACD	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L08A	
UA78L08ACDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 125	78L08A	Samples
UA78L08ACDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L08A	Samples
UA78L08ACLP	LIFEBUY	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L08AC	
UA78L08ACLPE3	LIFEBUY	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L08AC	
UA78L08ACLPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L08AC	Samples
UA78L08ACLPRE3	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L08AC	Samples
UA78L08ACPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	F8	Samples
UA78L08ACPKG3	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	F8	Samples
UA78L09ACD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L09A	Samples
UA78L09ACDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L09A	Samples
UA78L09ACDRE4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L09A	Samples
UA78L09ACLP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L09AC	Samples
UA78L09ACLPE3	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L09AC	Samples
UA78L09ACLPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L09AC	Samples
UA78L09ACLPRE3	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L09AC	Samples
UA78L09ACPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	F9	Samples



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UA78L09ACPKE6	ACTIVE	SOT-89	PK	3	1000	RoHS & Non-Green	SNBI	Level-1-260C-UNLIM	0 to 125	F9	Samples
UA78L09ACPKG3	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	F9	Samples
UA78L10ACD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L10A	Samples
UA78L10ACDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L10A	Samples
UA78L10ACDRE4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L10A	Samples
UA78L10ACLP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L10AC	Samples
UA78L10ACLPE3	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L10AC	Samples
UA78L10ACLPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L10AC	Samples
UA78L10ACLPRE3	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L10AC	Samples
UA78L10ACPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	FA	Samples
UA78L10ACPKG3	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	FA	Samples
UA78L12ACD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L12A	Samples
UA78L12ACDG4	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L12A	Samples
UA78L12ACDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 125	78L12A	Samples
UA78L12ACDRE4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L12A	Samples
UA78L12ACDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L12A	Samples
UA78L12ACLP	LIFEBUY	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L12AC	
UA78L12ACLPE3	LIFEBUY	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L12AC	
UA78L12ACLPM	LIFEBUY	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L12AC	
UA78L12ACLPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L12AC	Samples
UA78L12ACPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	FC	Samples
UA78L12ACPKG3	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	FC	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UA78L15ACD	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L15A	
UA78L15ACDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L15A	Samples
UA78L15ACDRE4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	78L15A	Samples
UA78L15ACLP	LIFEBUY	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L15AC	
UA78L15ACLPE3	LIFEBUY	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L15AC	
UA78L15ACLPR	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L15AC	Samples
UA78L15ACLPRE3	ACTIVE	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	78L15AC	Samples
UA78L15ACPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	FF	Samples
UA78L15ACPKG3	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	FF	Samples
UA78L15ACPKM3	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	FF	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

Texas


NSTRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UA78L033AIPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
UA78L05ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L05ACDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L05ACPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
UA78L05ACPKE6	SOT-89	PK	3	1000	180.0	13.0	4.91	4.52	1.9	8.0	12.0	Q3
UA78L05ACPKM3	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
UA78L05AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L05AIPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
UA78L05CDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L05CPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
UA78L06ACPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
UA78L08ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L08ACDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L08ACPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
UA78L09ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L09ACPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3

PACKAGE MATERIALS INFORMATION



www.ti.com


4-Aug-2023

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UA78L09ACPKE6	SOT-89	PK	3	1000	180.0	13.0	4.91	4.52	1.9	8.0	12.0	Q3
UA78L10ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L10ACPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
UA78L12ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L12ACDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L12ACPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
UA78L15ACDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UA78L15ACPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
UA78L15ACPKM3	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3



PACKAGE MATERIALS INFORMATION

4-Aug-2023



*All dimensions are nominal	1						
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UA78L033AIPK	SOT-89	PK	3	1000	190.0	190.0	30.0
UA78L05ACDR	SOIC	D	8	2500	340.5	336.1	25.0
UA78L05ACDRG4	SOIC	D	8	2500	340.5	336.1	25.0
UA78L05ACPK	SOT-89	PK	3	1000	340.0	340.0	38.0
UA78L05ACPKE6	SOT-89	PK	3	1000	182.0	182.0	20.0
UA78L05ACPKM3	SOT-89	PK	3	1000	190.0	190.0	30.0
UA78L05AIDR	SOIC	D	8	2500	340.5	336.1	25.0
UA78L05AIPK	SOT-89	PK	3	1000	340.0	340.0	38.0
UA78L05CDR	SOIC	D	8	2500	340.5	336.1	25.0
UA78L05CPK	SOT-89	PK	3	1000	340.0	340.0	38.0
UA78L06ACPK	SOT-89	PK	3	1000	340.0	340.0	38.0
UA78L08ACDR	SOIC	D	8	2500	340.5	336.1	25.0
UA78L08ACDRG4	SOIC	D	8	2500	340.5	336.1	25.0
UA78L08ACPK	SOT-89	PK	3	1000	340.0	340.0	38.0
UA78L09ACDR	SOIC	D	8	2500	340.5	336.1	25.0
UA78L09ACPK	SOT-89	PK	3	1000	340.0	340.0	38.0
UA78L09ACPKE6	SOT-89	PK	3	1000	182.0	182.0	20.0
UA78L10ACDR	SOIC	D	8	2500	340.5	336.1	25.0

PACKAGE MATERIALS INFORMATION



www.ti.com

4-Aug-2023


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UA78L10ACPK	SOT-89	PK	3	1000	340.0	340.0	38.0
UA78L12ACDR	SOIC	D	8	2500	340.5	336.1	25.0
UA78L12ACDRG4	SOIC	D	8	2500	340.5	336.1	25.0
UA78L12ACPK	SOT-89	PK	3	1000	340.0	340.0	38.0
UA78L15ACDR	SOIC	D	8	2500	340.5	336.1	25.0
UA78L15ACPK	SOT-89	PK	3	1000	340.0	340.0	38.0
UA78L15ACPKM3	SOT-89	PK	3	1000	190.0	190.0	30.0

TEXAS INSTRUMENTS

www.ti.com

4-Aug-2023

TUBE




- B - Alignment groove width

*All dimensions are nominal	

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
UA78L02ACD	D	SOIC	8	75	507	8	3940	4.32
UA78L02ACDG4	D	SOIC	8	75	507	8	3940	4.32
UA78L05ACD	D	SOIC	8	75	507	8	3940	4.32
UA78L05ACDE4	D	SOIC	8	75	507	8	3940	4.32
UA78L05ACDG4	D	SOIC	8	75	507	8	3940	4.32
UA78L05AID	D	SOIC	8	75	507	8	3940	4.32
UA78L05CD	D	SOIC	8	75	507	8	3940	4.32
UA78L05CDG4	D	SOIC	8	75	507	8	3940	4.32
UA78L08ACD	D	SOIC	8	75	507	8	3940	4.32
UA78L09ACD	D	SOIC	8	75	507	8	3940	4.32
UA78L10ACD	D	SOIC	8	75	507	8	3940	4.32
UA78L12ACD	D	SOIC	8	75	507	8	3940	4.32
UA78L12ACDG4	D	SOIC	8	75	507	8	3940	4.32
UA78L15ACD	D	SOIC	8	75	507	8	3940	4.32


PK (R-PSSO-F3)

PLASTIC SINGLE-IN-LINE PACKAGE



- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. Α.
 - Β. This drawing is subject to change without notice.
 - The center lead is in electrical contact with the tab. C.
 - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion not to exceed 0.15 per side. D.
 - A Thermal pad contour optional within these dimensions.
 - 🖄 Falls within JEDEC TO-243 variation AA, except minimum lead length, pin 2 minimum lead width, minimum tab width.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- This dimension does not include interlead flash.
 Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



GENERIC PACKAGE VIEW

TO-92 - 5.34 mm max height TRANSISTOR OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




LP0003A



PACKAGE OUTLINE

TO-92 - 5.34 mm max height

TO-92



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- Lead dimensions are not controlled within this area.
 Reference JEDEC TO-226, variation AA.
- 5. Shipping method:

 - a. Straight lead option available in bulk pack only.b. Formed lead option available in tape and reel or ammo pack.
 - c. Specific products can be offered in limited combinations of shipping medium and lead options.
 - d. Consult product folder for more information on available options.




LP0003A

EXAMPLE BOARD LAYOUT

TO-92 - 5.34 mm max height

TO-92






LP0003A

TAPE SPECIFICATIONS

TO-92 - 5.34 mm max height

TO-92





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated