

## ATA663431/54

# LIN SBC including LIN Transceiver, Voltage Regulator, Window Watchdog and High-Side Switch

#### **Features**

- · ISO 26262 Functional Safety Ready
- · Supply Voltage up to 40V
- Operating Voltage V<sub>VS</sub> = 5V to 28V
- Supply Current
  - Sleep mode: typically 10 μA
  - Silent mode: typically 47 μA
  - Very low current consumption at low supply voltages (2V < V<sub>VS</sub> < 5.5V): typically 150 µA</li>
- Linear Low-Drop Voltage Regulator, 85 mA Current Capability:
  - MLC (multilayer ceramic) capacitor with  $0\Omega$  ESR
  - Normal, Fail-Safe, and Silent mode ATA663454: V<sub>VCC</sub> = 5.0V, ±2% ATA663431: V<sub>VCC</sub> = 3.3V, ±2%
  - Sleep mode: VCC is switched off
- VCC Undervoltage Detection with Open Drain Reset Output (NRES, 4 ms reset time)
- Voltage Regulator is Short Circuit and Overtemperature Protected
- · Adjustable Watchdog Time via External Resistor
- Negative Trigger Input for Watchdog
- · Limp Home Watchdog Failure Output
- LIN Physical Layer according to LIN 2.0, 2.1, 2.2, 2.2A, ISO 17987-4 and SAEJ2602-2
- Bus Pin is Overtemperature and Short Circuit Protected versus GND and Battery
- High-Side Switch
- Wake-Up Capability via LIN Bus (100 μs dominant), WKin pin and CL15 pin
- · Wake-up Source Recognition
- TXD Time-out Timer
- · Advanced EMC and ESD Performance
- Fulfills the OEM "Hardware Requirements for LIN in Automotive Applications Rev.1.3"
- Interference and Damage Protection According to ISO 7637
- · AEC-Q100 and AEC-Q006 Qualified
- Package: 16-lead 3 x 5.5 mm VDFN with Wettable Flanks (Moisture Sensitivity Level 1)

### **General Description**


The ATA663431/54 is a new generation of system basis chip (SBC) with a fully integrated LIN transceiver, designed in compliance with LIN specifications 2.0, 2.1, 2.2, 2.2A, ISO 17987-4 and SAEJ2602-2, with a low-drop voltage regulator (3.3V/5V/85 mA), a window watchdog and a high-side switch. This combination makes it possible to develop simple, but powerful, nodes in LIN-bus systems.

ATA663431/54 is designed to handle low-speed data communication in vehicles (such as in convenience electronics). Improved slope control at the LIN driver ensures secure data communication up to 20 Kbaud. The bus output is designed to withstand high voltage. Sleep mode and Silent mode guarantee minimized current consumption even in the case of a floating or short-circuited LIN bus.


Note: The current LIN standards use the terminology "Master" and "Slave."

The LIN standard groups have decided that the terms "Commander" and "Responder" will be used in future.

### **Package Types**



### **Block Diagram**




#### 1.0 **FUNCTIONAL DESCRIPTION**

#### 1.1 **Physical Layer Compatibility**

Because the LIN physical layer is independent of higher LIN layers (such as the LIN protocol layer), all nodes with a LIN physical layer according to revision 2.x can be mixed with LIN physical layer nodes found in older versions (for example, LIN 1.0, LIN, 1.1, LIN 1.2, LIN 1.3) without any restrictions.

#### 1.2 **Operating Modes**

**OPERATING MODES** FIGURE 1-1:



**Note 1:** Condition  $\tilde{f}$  is valid for the VS ramp up; for the VS ramp down condition e is valid instead of the condition  $\tilde{f}$ .

TABLE 1-1: OPERATING MODES (MODE PIN IS ALWAYS LOW)

Operating Modes	Transceiver	Voltage Regulator	Watchdog	LH	High-Side Output	LIN	TXD	RXD
Fail-Safe	OFF	ON	ON	WD dependent	HSin-dependent	Recessive		-safe sources ble 1-2)
Normal	ON	ON	ON	WD dependent	HSin-dependent	TXD dependent	Follows data	transmission
Silent	OFF	ON	OFF	Remains in previ- ous state	HSin-dependent	Recessive	High	High
Sleep/ Unpowered	OFF	OFF	OFF	OFF	OFF	Recessive	Low	Low


### 1.2.1 NORMAL MODE

This is the normal transmission and receiving mode of the LIN interface. The VCC voltage regulator works with 3.3V/5V output voltage. The watchdog needs a trigger signal from NTRIG to avoid resets at NRES. If NRES switches to low, the IC changes its state to Fail-Safe mode.

### 1.2.2 SILENT MODE

A falling edge at EN while TXD is high switches the IC into Silent mode. The TXD signal has to be logic high during the mode select window. The transmission path is disabled in Silent mode. The voltage regulator is active. The overall supply current from  $V_{Bat}$  is a combination of the  $I_{VSsilent}$  of typically 47  $\mu A$  plus the VCC regulator output current  $I_{VCC}$ .

FIGURE 1-2: SWITCHING TO SILENT MODE



In Silent mode, the internal termination resistor between the LIN pin and VS pin is disabled to minimize current consumption in case the LIN pin is short-circuited to GND. Only a weak pull-up current (typically


10  $\mu$ A) is present between the LIN pin and the VS pin. Silent mode can be activated regardless of the current level on the LIN pin or WKin pin.

If an undervoltage condition or a watchdog failure occur, NRES is switched to low and the ATA663431/54 changes its state to Fail-Safe mode.

### 1.2.3 SLEEP MODE

A falling edge at EN while TXD is low switches the IC to Sleep mode. The TXD signal has to be logic low during the mode select window.





In order to avoid any influence to the LIN pin while switching into Sleep mode, it is possible to switch the EN to low up to 3.2  $\mu$ s earlier than the TXD. The best and easiest way is to generate two simultaneous falling edges at TXD and EN.

The transmission path is disabled in Sleep mode. Supply current from VBAT is typically  $I_{VSsleep}$  = 10  $\mu A.$  The VCC regulator is switched off; NRES and RXD are low. The internal termination resistor between the LIN and VS pins is disabled to minimize current consumption in case the LIN pin is short-circuited to GND. Only a weak pull-up current (typically 10  $\mu A)$  between the LIN pin and VS pin is present. Sleep mode can be activated independently from the current level on the LIN pin. A voltage of less than the LIN pre-wake detection  $V_{LINL}$  at the LIN pin activates the internal LIN receiver and starts the wake-up detection timer.

If TXD is short-circuited to GND, it is possible to switch to Sleep mode via EN after t >  $t_{dom}$ .

### 1.2.4 FAIL-SAFE MODE

The device automatically switches to Fail-Safe mode at system power-up. The voltage regulator and the watchdog are switched on. The NRES output remains low for  $t_{\rm res} = 4$  ms and resets the microcontroller. LIN communication is switched off.

The IC stays in Fail-Safe mode until EN is switched to high. The IC then changes to Normal mode. A low at NRES switches the IC directly into Fail-Safe mode. During Fail-Safe mode the TXD pin is an output and together with the RXD output pin signals the fail-safe source.

If the device enters Fail-Safe mode coming from Normal mode (EN = 1) due to a VS undervoltage condition ( $V_{VS} < V_{VS\_th\_N\_F\_down}$ ), it is possible to switch to Sleep mode or Silent mode through a falling edge at the EN input. The current consumption can be reduced further with this feature.

A wake-up event from either Silent mode or Sleep mode is indicated to the microcontroller using the two pins RXD and TXD.

A VS undervoltage condition is also signaled at these two pins. The coding is shown in **Table 1-2**.

A wake-up event switches the IC to Fail-Safe mode.

TABLE 1-2: SIGNALING IN FAIL-SAFE MODE


Fail-Safe sources	TXD	RXD
LIN wake-up (LIN pin)	Low	Low
Local wake-up (WKin pin or CL15 pin)	Low	High
V <sub>VS_th_N_F_down</sub> (battery) undervoltage detection (V <sub>VS</sub> < 3.9V)	High	Low

## 1.3 Wake-up Scenarios from Silent Mode or Sleep Mode

### 1.3.1 REMOTE WAKE-UP VIA LIN BUS

### 1.3.1.1 Remote Wake-up from Silent Mode

A remote wake-up from Silent mode is only possible if TXD is high. A voltage less than the LIN pre-wake detection  $V_{LINL}$  at the LIN pin activates the internal LIN receiver and starts the wake-up detection timer. A falling edge at the LIN pin followed by a dominant bus level maintained for a given time period (>  $t_{bus}$ ) and the following rising edge at the LIN pin (see **Figure 1-4**) result in a remote wake-up request. The device switches from Silent mode to Fail-Safe mode, the VCC voltage regulator remains activated and the internal LIN termination resistor is switched on. The remote wake-up request is indicated by a low level at the RXD and TXD pins (strong pull-down at TXD). EN high can be used to switch directly to Normal mode.



#### FIGURE 1-4: LIN WAKE-UP FROM SILENT MODE


#### 1.3.1.2 Remote Wake-up from Sleep Mode

A voltage less than the LIN pre-wake detection V<sub>LINL</sub>, at the LIN pin, activates the internal LIN receiver and starts the wake-up detection timer.

A falling edge at the LIN pin followed by a dominant bus level maintained for a given time period (> t<sub>bus</sub>) and a subsequent rising edge at the LIN pin result in a remote wake-up request. The device switches from Sleep mode to Fail-Safe mode.

The VCC regulator is activated and the internal LIN termination resistor is switched on. The remote wake-up request is indicated by a low level at RXD and TXD (strong pull-down at TXD).


EN high can be used to switch directly from Sleep/Silent mode to Fail-Safe mode. If EN is still high after VCC ramp-up and the undervoltage reset time, the IC switches to Normal mode.



### FIGURE 1-5: LIN WAKE-UP FROM SLEEP MODE

### 1.3.2 LOCAL WAKE-UP VIA WKIN PIN

A falling edge at the WKin pin, followed by a low level maintained for a given time period (>  $t_{WKin}$ ) results in a local wake-up request. The device switches to Fail-Safe mode. The internal LIN termination resistor is switched on. The local wake-up request is indicated by a low level at the TXD pin to generate an interrupt for the microcontroller. When the WKin pin is low, it is possible to switch to Silent mode or Sleep mode via the EN pin. In this case, the wake-up signal has to be switched to high > 10  $\mu s$  before the negative edge at WKin starts a new local wake-up request.






FIGURE 1-7: LOCAL WAKE-UP VIA WKIN PIN FROM SILENT MODE

#### 1.3.3 LOCAL WAKE-UP VIA CL15

A voltage on pin CL15 above  $V_{CL15H}$  for at least  $t_{dbCL15}$ results in a local wake-up request. The device switches to Fail-Safe mode. The internal LIN termination resistor is switched on. The local wake-up request is indicated by a low level at the TXD pin to generate an interrupt for the microcontroller. Even when the CL15 pin is high, it is possible to switch to Silent mode or Sleep mode via

the EN pin. In this case, the wake-up signal at CL15 has to be switched to low > 10 µs before the rising edge at CL15 starts a new local wake-up request.

#### 1.3.4 WAKE-UP SOURCE RECOGNITION

The device can distinguish between different wake-up sources (see Table 1-3). The wake-up source can be read on the TXD and RXD pin in Fail-Safe mode. These flags are immediately reset if the microcontroller sets the EN pin to high and the IC is in Normal mode.

**TABLE 1-3: SIGNALING IN FAIL-SAFE MODE** 

Fail-Safe Sources	TXD	RXD
LIN wake-up (LIN pin)	Low	Low
Local wake-up (WKin pin or CL15 pin)	Low	High
$V_{VS\_th\_N\_F\_down}$ (battery) undervoltage detection ( $V_{VS} < 3.9V$ )	High	Low

## 1.4 Behavior under Low Supply Voltage Conditions

After the battery voltage has been connected to the application circuit, the voltage at the VS pin increases according to the block capacitor (see Figure 1-12). If  $V_{VS}$  is higher than the minimum VS operation threshold  $V_{VS\_th\_U\_up}$  (typically 2.25V) the IC mode changes from Unpowered mode to Fail-Safe mode. As soon as  $V_{VS}$  exceeds the undervoltage threshold  $V_{VS\_th\_F\_N\_up}$ 

(typically 4.6V) the LIN transceiver can be activated. The VCC output voltage reaches its nominal value after  $t_{VCC}.$  This parameter depends on the externally applied VCC capacitor and the load. The NRES output is low for the reset time delay  $t_{reset}.$  No mode change is possible during  $t_{reset}.$ 

The behavior of VCC, NRES and VS is shown in the following graphs.

FIGURE 1-8: VCC AND NRES VERSUS VS (RAMP-UP) FOR ATA663431




FIGURE 1-9: VCC AND NRES VERSUS VS (RAMP-DOWN) FOR ATA663431





FIGURE 1-10: VCC AND NRES VERSUS VS (RAMP-UP) FOR ATA663454






FIGURE 1-11: VCC AND NRES VERSUS VS (RAMP-DOWN) FOR ATA663454

Please note that the upper graphs are only valid if the  $V_{VS}$  ramp-up and ramp-down time is much slower than the VCC ramp-up time  $t_{VCC}$  and the NRES delay time  $t_{reset}$ .

If during Sleep mode the voltage level of  $V_{VS}$  drops below the undervoltage detection threshold  $V_{VS\_th\_N\_F\_down}$  (typically 4.3V), the operating mode is not changed and no wake-up is possible. The IC switches to Unpowered mode only if the supply voltage on pin VS drops below the  $V_{VS}$  operation threshold  $V_{VS}$  th U down (typically 2.05V).

If during Silent mode the VCC voltage drops below the VCC undervoltage threshold  $V_{VCC\_th\_uv\_down},$  the IC switches into Fail-Safe mode. If the supply voltage on pin VS drops below the  $V_{VS}$  operation threshold  $V_{VS\_th\_U\_down}$  (typically 2.05V), the IC switches to Unpowered mode.

If during Normal mode the voltage level on pin VS drops below the  $V_{VS}$  undervoltage detection threshold  $V_{VS\_th\_N\_F\_down}$  (typically 4.3V), the IC switches to Fail-Safe mode. This means the LIN transceiver is disabled in order to avoid malfunctions or false bus messages. The voltage regulator remains active.

 For ATA663431: In this undervoltage situation, it is possible to switch the device into Sleep mode or Silent mode through a falling edge at the EN input pin. This feature ensures that it is always possible to switch to these two current saving modes so that current consumption can be reduced even further.

When the VCC voltage drops below the VCC undervoltage threshold V<sub>VCC\_th\_uv\_down</sub> (typically 2.6V) the IC switches into Fail-Safe mode.


 For ATA663454: Because of the VCC undervoltage condition in this situation, the IC is in Fail-Safe mode and can be switched into Sleep mode only.

The IC switches into Unpowered mode only when the supply voltage  $V_{VS}$  drops below the operation threshold  $V_{VS}$  th U down (typically 2.05V).

The current consumption of ATA663431/54 in Silent mode is always below 200  $\mu$ A, even when the supply voltage V<sub>VS</sub> is lower than the regulator's nominal output voltage V<sub>VCC</sub>.

### 1.5 Voltage Regulator

FIGURE 1-12: VCC VOLTAGE REGULATOR: SUPPLY VOLTAGE RAMP-UP AND RAMP-DOWN



The voltage regulator needs an external capacitor for compensation and to smooth the disturbances from the microcontroller. It is recommended to use a MLC capacitor with a minimum capacitance of 1.8  $\mu F$  together with a 100 nF ceramic capacitor. Depending on the application, the values of these capacitors can be modified by the customer.


During a short circuit at VCC, the output limits the output current to  $I_{VCClim}$ . Because of undervoltage, NRES switches to low and sends a reset to the microcontroller. If the chip temperature exceeds the

value  $T_{VCCoff}$ , the VCC output switches off. The chip cools down and after a hysteresis of  $T_{hys}$ , switches the output on again.

When the ATA663431/54 is being soldered onto the PCB, it is mandatory to connect the thermal pad with a wide GND plate on the printed board to achieve a good heat sink.

The main power dissipation of the IC is created from the VCC regulator output current  $I_{VCC}$ , which is needed for the application. Figure 1-13 shows the safe operating area of the ATA663431/54 without considering any output current of the high-side output HSOUT.

FIGURE 1-13: POWER DISSIPATION: SAFE OPERATING AREA: REGULATOR'S OUTPUT CURRENT  $I_{VCC}$  VERSUS SUPPLY VOLTAGE  $V_{VS}$  AT DIFFERENT AMBIENT TEMPERATURES ( $R_{thvJA} = 45 \text{ K/W ASSUMED}$ )



### 1.6 Watchdog

The watchdog anticipates a trigger signal from the microcontroller at the NTRIG (negative edge) input within a time window of twd. The trigger signal must exceed a minimum time of t<sub>trigmin</sub> > 200 ns. If a trigger signal is not received, a reset signal is generated at output NRES and the LH output transistor switches on. The timing basis of the watchdog is provided by the internal oscillator. Its time period tosc is adjustable via the external resistor  $R_{WDOSC}$  (34 k $\Omega$  to 120 k $\Omega$ ). During Silent mode or Sleep mode the watchdog is switched off to reduce current consumption. The minimum time for the first watchdog pulse is required after the undervoltage reset at NRES disappears. It is defined as lead time t<sub>d</sub>. After wake-up from Sleep mode, the lead time t<sub>d</sub> starts with the rising edge at the NRES output. After a wake-up from Silent mode, the lead time t<sub>d</sub> starts with the falling edge at the TXD pin.


The Limp Home output LH is a high voltage NMOS open drain structure which is signaling watchdog failures. It works independently of the VCC voltage. So

it is possible to switch on some external devices in the case of a watchdog failure independent from the microcontroller and the VCC voltage. During power up or after a wake-up from Sleep mode the LH output is switched off. If a watchdog reset occurs, the LH output transistor switches on immediately, and it switches off only after three correct consecutive watchdog trigger pulses have been occurred at the NTRIG pin.

As the watchdog is only working in Normal mode and Fail-Safe mode, the state of the LH output transistor can change only in these two modes. In Silent mode, the LH output remains in the same state as it was before switching into Silent mode. When the watchdog is disabled via a high level at the mode pin or during Sleep or Unpowered mode, the LH output is also disabled.

The behavior of the LH output when the watchdog is active during Fail-Safe mode and Normal mode is depicted in **Figure 1-14**.

FIGURE 1-14: LIMP HOME (LH) STATE DIAGRAM



In Sleep mode and Unpowered mode, the watchdog and therefore the LH output are deactivated. In Silent mode the LH output remains in the same state as it was before switching into Silent mode.

## 1.6.1 TYPICAL TIMING SEQUENCE WITH $R_{WDOSC} = 51 \text{ K}\Omega$

The trigger signal  $t_{wd}$  is adjustable between 20 ms and 64 ms using the external resistor  $R_{WDOSC}$ .

For example, with an external resistor of  $R_{WDOSC}$  = 51 k $\Omega$  ± 1%, the typical parameters of the watchdog are shown in **Equation 1-1**.


### **EQUATION 1-1:**

 $t_{nres}$  = constant = 4 ms

$$t_{osc} = (0.405 \times R_{WDOSC} - 0.0004 \times (R_{WDOSC})^2) \times 2$$
 $t_{osc} = 39.3 \ \mu s \ due \ to 51 \ k\Omega$ 
 $t_d = 3984 \times 39.2 \ \mu s = 154.8 \ ms$ 
 $t_1 = 527 \times 39.2 \ \mu s = 20.6 \ ms$ 
 $t_2 = 553 \times 39.3 \ \mu s = 21.6 \ ms$ 
Where:
 $R_{WDOSC} \text{ in } k\Omega$ ;  $t_{osc} \text{ in } \mu s$ 

After ramping up the battery voltage, the VCC regulator is switched on. The reset output NRES stays low for the time t<sub>reset</sub> (typically 4 ms), then it switches to high and the watchdog waits for the trigger sequence from the microcontroller. During power up or after a wake-up from Sleep mode, the LH output is switched off. If a watchdog reset occurs, the LH output transistor switches on immediately and switches off only after three correct consecutive watchdog trigger pulses have occurred at the NTRIG pin. The lead time, t<sub>d</sub> follows the reset and is  $t_d$  = 155 ms. In this time, the first watchdog pulse from the microcontroller is required. If the trigger pulse NTRIG occurs during this time, the time t<sub>1</sub> starts immediately. If no trigger signal occurs during the time  $t_d$ , a watchdog reset with  $t_{NRES} = 4$  ms will reset the microcontroller after t<sub>d</sub> = 155 ms and the LH output transistor switches on. The times t<sub>1</sub> and t<sub>2</sub> have a fixed relationship. A trigger signal from the microcontroller is anticipated within the time frame of  $t_2$  = 21.6 ms. To avoid false triggering from glitches, the trigger pulse must be longer than  $t_{trigmin}$  > 200 ns. This slope serves to restart the watchdog sequence. If the triggering signal fails in this open window t2, the NRES output is drawn to ground as well as the LH output. A trigger signal during the closed window t<sub>1</sub> immediately switches NRES and LH to low.

### FIGURE 1-15: TIMING SEQUENCE WITH $R_{WDOSC} = 51 \text{ k}\Omega$



## ATA663431/54

## 1.6.2 WORST-CASE CALCULATION WITH $R_{WDOSC} = 51 \text{ K}\Omega$

The internal oscillator has a tolerance of 20%. This means that  $t_1$  and  $t_2$  can also vary by 20%. The worst-case calculation for the watchdog period  $t_{wd}$  is calculated in **Equation 1-2**. The ideal watchdog time  $t_{wd}$  is between the maximum  $t_1$  and the minimum  $t_1$  plus the minimum  $t_2$ .

### **EQUATION 1-2:**

$$t_{1, min} = 0.8 \times t_{1} = 16.5 \text{ ms}$$
 $t_{1, max} = 1.2 \times t_{1} = 24.8 \text{ ms}$ 
 $t_{2, min} = 0.8 \times t_{2} = 17.3 \text{ ms}$ 
 $t_{2, max} = 1.2 \times t_{2} = 26 \text{ ms}$ 
 $t_{wdmax} = t_{1, min} + t_{2, min} = 16.5 \text{ ms} + 17.3 \text{ ms} = 33.8 \text{ ms}$ 
 $t_{wdmin} = t_{1, max} = 24.8 \text{ ms}$ 

Where:

 $t_{wd} = 29.3 \text{ ms} \pm 4.5 \text{ ms} (\pm 15\%)$ 

A microcontroller with an oscillator tolerance of ± 15% is sufficient to supply the trigger inputs correctly.

TABLE 1-4: TYPICAL WATCHDOG TIMINGS

R <sub>wDosc</sub> kΩ	Oscillator Period t <sub>osc</sub> /µs	Lead Time t <sub>d</sub> /ms	Closed Window t <sub>1</sub> /ms	Open Window t <sub>2</sub> /ms	Trigger Period from Microcontroller t <sub>wd</sub> /ms	Reset Time t <sub>nres</sub> /ms
34	13.3 x 2	105	14.0	14.7	19.9	4
51	19.61 x 2	154.8	20.64	21.67	29.32	4
91	3.54 x 2	264.80	37.06	37.06	50.14	4
120	42,84 x 2	338.22	45.11	47.34	64.05	4

If the WDOSC pin has a short circuit to GND or the external resistor at the WDOSC pin is disconnected, the watchdog runs with an internal oscillator and guarantees a reset and activation of the LH output.

### 1.7 Pin Descriptions

The descriptions of the pins are listed in Table 1-5.

TABLE 1-5: PIN DESCRIPTION

Pin Number	Symbol	Function
1	RXD	Receive Data Output
2	EN	Enable Normal Mode if the Input is High
3	NRES	VCC Undervoltage Output, Open-Drain, Low at Reset
4	TXD	Transmit Data Input
5	NTRIG	Low-Level Watchdog Trigger Input from Microcontroller; if not needed, connect to VCC
6	MODE	Control Input from Watchdog. Low: Watchdog is On. High: Watchdog is Off
7	WDOSC	Connection for External Resistor to set the Watchdog Frequency
8	HSin	High-Side Input Control
9	HSout	High-Side Switch Output
10	LH	Failure Output of the Watchdog (Limp Home), Open-Drain
11	CL15	Ignition Detection (Edge Sensitive); if not needed, connect to GND
12	WKin	High Voltage Input for Local Wake-Up Request; if not needed, connect directly to VS
13	GND	Ground
14	LIN	LIN Bus Line Input/Output
15	VS	Supply Voltage
16	VCC	Output Voltage Regulator 3.3V/5V/85 mA
EP	EP	Exposed Thermal Pad, internally connected to GND

### 1.7.1 BUS DATA OUTPUT PIN (RXD)

In Normal mode this pin reports the state of the LIN bus to the microcontroller. LIN high (recessive state) is indicated by a high level at RXD; LIN low (dominant state) is indicated by a low level at RXD. The output is a push-pull stage switching between VCC and GND. The AC characteristics are measured with an external load capacitor of 20 pF.

In Silent mode the RXD output switches to high.

### 1.7.2 ENABLE INPUT PIN (EN)

The enable input pin controls the operating mode of the device. If EN is high, the circuit is in Normal mode, with the TXD to LIN and the LIN to RXD transmission paths both active. The VCC voltage regulator operates with 3.3V/5V/85 mA output capability.

If EN is switched to low while TXD is still high, the device is forced to Silent mode. No data transmission is possible and the current consumption is reduced to  $I_{VSsilent}$  typ. 47  $\mu A.$  The VCC regulator maintains full functionality.

If EN is switched to low while TXD is low, the device is forced into Sleep mode. This disables data transmission and the voltage regulator is switched off.

Pin EN provides a pull-down resistor to force the transceiver into Recessive mode if EN is disconnected.

## 1.7.3 UNDERVOLTAGE RESET OUTPUT PIN (NRES)

If the VCC voltage falls below the undervoltage detection threshold  $V_{VCC\_th\_uv\_down}, \ NRES$  switches to low after  $t_{res\_f}.$  The NRES stays low even if  $V_{VCC}$  = 0V because it is internally driven from the VS voltage. If VS voltage ramps down, NRES stays low until  $V_{VS}$  < 1.5V and then becomes high-impedant.

The undervoltage delay implemented keeps NRES low for  $t_{Reset}$  = 4 ms after  $V_{VCC}$  reaches its nominal value.

### 1.7.4 BUS DATA INPUT/OUTPUT (TXD)

In Normal mode the TXD pin is the microcontroller interface for controlling the state of the LIN output. TXD must be pulled to ground in order to drive the LIN bus low. If TXD is high or unconnected (internal pull-up resistor), the LIN output transistor is turned off and the bus is in recessive state. If the TXD pin stays at GND level while switching into Normal mode, it must be pulled to high longer than 10  $\mu s$  before the LIN driver can be activated. This feature prevents the bus line from being driven unintentionally to the dominant state after Normal mode has been activated (also in the case of a short circuit at TXD to GND). If TXD is short-circuited to GND, it is possible to switch to Sleep mode via the EN pin after t > t\_{dom}.

In Fail-Safe mode this pin is used as an output and signals the fail-safe source.

### ATA663431/54

An internal timer prevents the bus line from being driven permanently in the dominant state. If TXD is forced to low longer than  $t_{\rm dom}$  > 20 ms the LIN bus driver is switched to the recessive state. Nevertheless, when switching to Sleep mode, the actual level at the TXD pin is relevant.

To reactivate the LIN bus driver, TXD needs to be set high for at least  $t_{DTOrel}$  (min 10  $\mu s$ ).

### 1.7.5 NTRIG INPUT PIN

The NTRIG input pin is the trigger input for the window watchdog. A pull-up resistor is implemented. A falling edge triggers the watchdog. The trigger signal (low) must exceed a minimum time of  $t_{trigmin}$  to generate a watchdog trigger and avoid false triggers caused by transients.

### 1.7.6 MODE INPUT PIN (MODE)

Connect the MODE pin directly or via an external resistor to GND for normal watchdog operation. To debug the software of the connected microcontroller, connect the MODE pin to VCC and the watchdog is switched off. For fail-safe reasons, the MODE pin has a self-holding function, pulling the input to ground (i.e., watchdog enabled) in case of an open connection.

**Note:** If you do not use the watchdog, connect the MODE pin directly to VCC.

### 1.7.7 WDOSC OUTPUT PIN

The WDOSC output pin provides a typical voltage of 1.23V intended to supply an external resistor with values between 34 k $\Omega$  and 120 k $\Omega$ . The value of the resistor adjusts the watchdog oscillator frequency to provide a certain range of time windows.

If the watchdog is disabled, the WDOSC output voltage is switched off and the pin can either be tied to VCC or left open.

## 1.7.8 HIGH-SIDE SWITCH PINS (HSOUT, HSIN)

This high-side switch is designed for low-power loads such as LEDs, sensors or a voltage divider for measuring the supply voltage. It is functional in all operating modes of the chip except for Sleep mode. Its structure is connected to the VS supply pin. This pin is short-circuit protected and also protected against overheating, whereas the protective shutdown is debounced and latched. In other words, after a protective shutdown of the output switch, the control line HSin has to go to low level first before the output can be restarted again.

The high-side switch is controlled via the low-voltage input pin HSin. If the input is high, the output is switched on. For fail-safe reasons, the HSin input is equipped

with a pull-down resistor to GND. This keeps the high-side switch off in case of a missing connection from the controller.

Please note that in case of a disconnected system ground, the module can be supplied via the connected load on the high-side output and an internal ESD structure. This is the case if the load has a different ground connection than the PCB. See also Section 2.1 "Absolute Maximum Ratings†" for current limits in such cases.

## 1.7.9 LIMP HOME WATCHDOG FAILURE OUTPUT (LH)

The LH output pin indicates a failure of the watchdog. It is realized as a high-voltage open drain NMOS structure. During power up or after a wake-up from Sleep mode the LH output is switched off. As the watchdog is only working in Normal and Fail-Safe mode, the state of the LH output transistor can change only in these two modes. In Silent mode the LH output remains in the same state as it was before switching into Silent mode.

If a watchdog reset occurs, the LH output transistor switches on immediately, and it switches off only after three correct consecutive watchdog trigger pulses have been occurred at the NTRIG pin.

### 1.7.10 CL15 PIN

The CL15 pin is a high-voltage input that can be used to wake up the device from Sleep mode or Silent mode. It is an edge sensitive pin (low to-high transition). Thus, even if the CL15 pin is at high voltage ( $V_{\text{CL15}} > V_{\text{CL15H}}$ ), it is possible to switch the IC into Sleep mode or Silent mode. It is usually connected to the ignition for generating a local wake-up in the application if the ignition is switched on. The CL15 pin should be tied directly to ground if not needed. A debounce timer with a value  $t_{\text{dbCL15}}$  of typically 100  $\mu$ s is implemented. To protect this pin against transients, a serial resistor with 10 k $\Omega$  and a ceramic capacitor with 47 nF are recommended. With this RC combination you can increase the CL15 wake-up time.

### 1.7.11 WAKE INPUT PIN (WKIN)

The WKin pin is a high-voltage input used for waking up the device from Sleep mode or Silent mode. It is usually connected to an external switch in the application to generate a local wake-up. A pull-up current source with typically 10  $\mu A$  is implemented. The voltage threshold for a wake-up signal is typically 2V below  $V_{VS}.$  If the WKin pin is not needed in the application, it can be connected directly to the VS pin.

### 1.7.12 GROUND PIN (GND)

The IC does not affect the LIN bus in the event of GND disconnection. It can handle ground shifts of up to 11.5% with respect to  $V_{VS}$ .

### 1.7.13 BUS PIN (LIN)

A low-side driver is implemented with internal current limitation and thermal shutdown as well as an internal pull-up resistor in compliance with LIN specification 2.x. The voltage range is from -27V to +40V. This pin exhibits no reverse current from the LIN bus to VS, even in the event of a GND shift or supply disconnection. The LIN receiver thresholds comply with the LIN protocol specification.

The fall time (transition from recessive to dominant state) and the rise time (transition from dominant to recessive state) are slope-controlled.

During a short-circuit at the LIN pin to VBAT the output limits the output current to  $I_{BUS\_LIM}.$  Due to the power dissipation, the chip temperature exceeds  $T_{LINoff}$  and the LIN output is switched off. The chip cools down and after a hysteresis of  $T_{hys}$  switches the output on again. RXD stays on high because LIN is high. During LIN overtemperature switch-off, the VCC regulator works independently.

During a short circuit from LIN to GND the IC can be switched into Sleep or Silent mode and even in this case the current consumption is lower than 100  $\mu A$  in Sleep mode and lower than 120  $\mu A$  in Silent mode. If the short circuit disappears, the IC starts with a remote wake-up.

The reverse current is < 2  $\mu$ A at the LIN pin during loss of V<sub>Bat</sub>. This is optimal behavior for bus systems where some LIN nodes are supplied from battery or ignition.

### 1.7.14 SUPPLY PIN (VS)


LIN operating voltage is  $V_{VS}=5V$  to 28V. In order to avoid false bus messages an undervoltage detection is implemented to disable transmission if  $V_{VS}$  falls below  $V_{VS\_th\_N\_F\_down}$ . After switching on  $V_{VS}$ , the IC starts in Fail-Safe mode and the voltage regulator is switched on

The supply current in Sleep mode is typically 10  $\mu A$  and 47  $\mu A$  in Silent mode.

## 1.7.15 VOLTAGE REGULATOR OUTPUT PIN (VCC)

The internal 3.3V/5V voltage regulator is capable of driving loads up to 85 mA, supplying the microcontroller and other ICs on the PCB, and is protected against overload by means of current limitation and overtemperature shutdown. Furthermore, the output voltage is monitored and causes a reset signal at the NRES output pin if it drops below a defined threshold  $V_{\rm VCC}$  th  $_{\rm UV}$  down.

### TYPICAL APPLICATION CIRCUIT



### 2.0 ELECTRICAL CHARACTERISTICS

### 2.1 Absolute Maximum Ratings†

Supply Voltage VS Pin	
DC Voltage, V <sub>VS</sub>	0.3V to +40V
$T_a$ = 25°C, Pulse Time $\leq$ 500 ms, $I_{VCC} \leq$ 85 mA, $V_{VS}$	+40V
$T_a$ = 25°C, Pulse Time $\leq$ 2 min, $I_{VCC} \leq$ 85 mA, $V_{VS}$	+28V
Logic Pins	
$\label{eq:logic_problem} \textit{Logic Pin Voltage Levels (TXD, RXD, EN, HSin, MODE, WDOSC, NRES, NTRIG)}, \textit{V}_{\textit{LOGIC}}$	0.3V to +5.5V
Logic Pin Output DC Currents, I <sub>LOGIC</sub>	5 mA to +5 mA
LIN Pin	
DC Voltage, V <sub>LIN</sub>	27V to +40V
Pulse Time ≤ 500 ms, V <sub>LIN</sub>	+43.5V
VCC Pin	
DC Voltage, V <sub>VCC</sub>	0.3V to +5.5V
DC Input Current, I <sub>VCC</sub>	+200 mA
Logic Level Pins Injection Currents	
DC Currents, I <sub>LOGIC</sub>	5 mA to 0.1 mA
Pulse Time ≤ 2 min, I <sub>LOGIC</sub>	5 mA to +5 mA
LH Pin	
DC Voltage, V <sub>LH</sub>	0.3V to V <sub>VS</sub> + 0.3V
HSout Pin	
DC Voltage, V <sub>HSout</sub>	0.3V to V <sub>VS</sub> + 0.3V
DC Output Current, I <sub>HSout</sub>	
DC Current Injection Levels, V <sub>HSout</sub> < 0V and V <sub>HSout</sub> > V <sub>VS</sub> , I <sub>HSout</sub>	20 mA to +10 mA
CL15 Pin	
DC Voltage, V <sub>CL15</sub>	0.3V to +40V
WKin Pin	
DC Voltage, V <sub>WKin</sub>	0.3V to +40V
Transient Voltage According to ISO 7637 (coupling 1 nF), (with 2.7K Serial Resistor), V <sub>WKin</sub>	150V to +100V
ESD According to IBEE LIN EMC; Test Specification 1.0 Following IEC 61000-4-2	
Pins VS, WKin, CL15 and LIN to GND (CL15 and WKin with External Circuitry acc. to Applications	Diagram) ±6 KV
ESD According to ISO 10605, with 330 pF/330Ω	
Pin HSout (100Ω Series Resistor, 22 nF to GND) to GND	±6 KV
ESD (HBM following STM 5.1 with 1.5 kΩ/100 pF)	
Pin VS, LIN, WKin, HSout, CL15 to GND	±6 KV
Component Level ESD (HBM according to ANSI/ESD STM5.1) JESD22-A114 AEC-Q100 (002) .	±3 KV
CDM ESD STM 5.3.1	±750V
ESD Machine Model AEC-Q100-RevF(003)	±100V
Virtual Junction Temperature, T <sub>vJ</sub>	40°C to +150°C
Storage Temperature, T <sub>stg</sub>	55°C to +150°C

**† NOTICE:** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

**Electrical Characteristics**: Unless otherwise specified all values are specified for 5V < V<sub>VS</sub> < 28V, -40°C < T<sub>VJ</sub> < +150°C and refer to the GND pin.

	< T <sub>vJ</sub> < +150°C and r	1		1 -		1	0
No.	Parameters	Symbol	Min.	Тур.	Max.	Unit	Conditions
1	VS Pin						
1.1	Nominal DC Voltage Range	V <sub>VS</sub>	5	13.5	28	V	
1.2	Supply Current in Sleep Mode	l <sub>VSsleep</sub>	5	10	15	μΑ	Sleep mode $V_{LIN} > V_{VS} - 0.5V$ $V_{VS} < 14V, T = +27^{\circ}C$ (Note 1)
		I <sub>VSsleep</sub>	3	11	18	μA	Sleep mode $V_{LIN} > V_{VS} - 0.5V$ $V_{VS} < 14V$
		I <sub>VSsleep_short</sub>	20	50	100	μA	Sleep mode, V <sub>LIN</sub> = 0V Bus shorted to GND V <sub>VS</sub> < 14V
1.3	Supply Current in Silent Mode	l <sub>VSsilent</sub>	30	47	58	μА	Bus recessive 5.5V < V <sub>VS</sub> < 14V, HS-driver off without load at VCC T = +27°C (Note 1)
		l <sub>VSsilent</sub>	30	50	64	μΑ	Bus recessive $5.5V < V_{VS} < 14V$ , HS-driver off without load at VCC
		l <sub>VSsilent</sub>	30	150	190	μA	Bus recessive V <sub>VS</sub> < 5.5V, V <sub>VCC</sub> > V <sub>VCC_th_uv</sub> HS-driver off without load at VCC
		l <sub>VSsilent_short</sub>	50	90	130	μA	Silent mode 5.5V < V <sub>VS</sub> < 14V, HS-driver off without load at VCC Bus shorted to GND
1.4	Supply Current in Normal Mode	I <sub>VSrec</sub>	300	400	500	μА	Bus recessive $V_{VS}$ < 14V, HS-driver off without load at VCC, watchdog on, 51 k $\Omega$ at WDOSC
		I <sub>VSrec</sub>	150	250	350	μA	Bus recessive V <sub>VS</sub> < 14V, HS-driver off without load at VCC, watchdog off (V <sub>MODE</sub> = V <sub>VCC</sub> )
1.5	Supply Current in Normal Mode	I <sub>VSdom</sub>	600	900	1150	μА	Bus dominant (internal LIN pull-up resistor active) $V_{VS} < 14V$ , HS-driver off without load at VCC, watchdog on, 51 k $\Omega$ at WDOSC
		I <sub>VSdom</sub>	500	750	1000	μА	Bus dominant (internal LIN pull-up resistor active) V <sub>VS</sub> < 14V, HS-driver off without load at VCC, watchdog off (V <sub>MODE</sub> = V <sub>VCC</sub> )

## ATA663431/54

### **ELECTRICAL CHARACTERISTICS (CONTINUED)**

No.	Parameters	Symbol	Min.	Тур.	Max.	Unit	Conditions
1.6		-	100		300		
1.0	Supply Current in Fail-Safe Mode	I <sub>VSfail</sub>		200		μА	Bus recessive 5.5V < $V_{VS}$ < 14V, HS-driver off without load at VCC, watchdog on, 51 k $\Omega$ at WDOSC
		I <sub>VSfail</sub>	40	70	100	μA	Bus recessive $5.5V < V_{VS} < 14V$ , HS-driver off without load at VCC, watchdog off $(V_{MODE} = V_{VCC})$
		I <sub>VSfail</sub>	150	280	320	μA	Bus recessive $2V < V_{VS} < 5.5V$ , HS-driver off without load at VCC, watchdog on, $51 \text{ k}\Omega$ at WDOSC
		I <sub>VSfail</sub>	50	150	200	μA	Bus recessive $2V < V_{VS} < 5.5V$ , HS-driver off without load at VCC watchdog off $(V_{MODE} = V_{VCC})$
1.7	VS Undervoltage	V <sub>VS_th_N_F_down</sub>	3.9	4.3	4.7	V	Decreasing supply voltage
	Threshold (switching from Normal mode to Fail-Safe mode)	$V_{VS\_th\_F\_N\_up}$	4.1	4.6	4.9	V	Increasing supply voltage
1.8	VS Undervoltage Hysteresis	V <sub>VS_hys_F_N</sub>	0.1	0.25	0.4	V	
1.9	VS Operation	V <sub>VS_th_U_down</sub>	1.9	2.05	2.3	V	Switch to Unpowered mode
	Threshold (switching to Unpowered mode)	$V_{VS\_th\_U\_up}$	2.0	2.25	2.4	V	Switch from Unpowered mode to Fail-Safe mode
1.10	VS Undervoltage Hysteresis	V <sub>VS_hys_U</sub>	0.1	0.2	0.3	V	
2	RXD Output Pin						
2.1	Low-Level Output Sink Capability	V <sub>RXDL</sub>	_	0.2	0.4	V	Normal mode, V <sub>LIN</sub> = 0V, I <sub>RXD</sub> = 2 mA
2.2	High-Level Output Source Capability	V <sub>RXDH</sub>	V <sub>VCC</sub> - 0.4V	V <sub>VCC</sub> - 0.2V	_	V	Normal mode $V_{LIN} = V_{VS}$ , $I_{RXD} = -2$ mA
3	TXD Input/Output P	in					
3.1	Low-Level Voltage Input	V <sub>TXDL</sub>	-0.3	_	+0.8	V	
3.2	High-Level Voltage Input	$V_{TXDH}$	2	_	V <sub>VCC</sub> + 0.3V	V	
3.3	Pull-Up Resistor	R <sub>TXD</sub>	40	70	100	kΩ	V <sub>TXD</sub> = 0V
3.4	High-Level Leakage Current	I <sub>TXD</sub>	-3	_	+3	μA	$V_{TXD} = V_{VCC}$
3.5	Low-Level Output Sink Current at Wake-Up Request	I <sub>TXD</sub>	1.5	2.5	8	mA	Fail-Safe mode $\begin{aligned} &V_{LIN} = V_{VS} \\ &V_{WKin} = 0V \\ &V_{TXD} = 0.4V \end{aligned}$

<del>-4</del> 0 C	< I <sub>vJ</sub> < +150°C and re	eier to the GND pir	1.	ı	1	1	
No.	Parameters	Symbol	Min.	Тур.	Max.	Unit	Conditions
4	EN Input Pin						
4.1	Low-Level Voltage Input	V <sub>ENL</sub>	-0.3	_	+0.8	V	
4.2	High-Level Voltage Input	V <sub>ENH</sub>	2	_	V <sub>VCC</sub> + 0.3V	V	
4.3	Pull-Down Resistor	R <sub>EN</sub>	50	125	200	kΩ	V <sub>EN</sub> = V <sub>VCC</sub>
4.4	Low-Level Input Current	I <sub>EN</sub>	-3	_	+3	μA	V <sub>EN</sub> = 0V
5	NRES Open Drain C	Output Pin					
5.1	Low-Level Output Voltage	V <sub>NRESL</sub>		0.2	0.4	V	$V_{VS} \ge 5.5V$ $I_{NRES} = 2 \text{ mA}$
5.2	Undervoltage Reset Time	<sup>t</sup> Reset	2	4	6	ms	$V_{VS} \ge 5.5V$ $C_{NRES} = 20 \text{ pF}$
5.3	Reset Debounce Time for Falling Edge	t <sub>res_f</sub>	0.5	_	10	μs	$V_{VS} \ge 5.5V$ $C_{NRES} = 20 \text{ pF}$
5.4	Switch-Off Leakage Current	I <sub>NRES_L</sub>	-3	_	+3	μA	V <sub>NRES</sub> = 5.5V
6	VCC Voltage Regula	ator ATA663431					
6.1	Output Voltage V <sub>VCC</sub>	V <sub>VCCnor</sub>	3.234	_	3.366	V	4V < V <sub>VS</sub> < 18V (0 mA to 50 mA)
		V <sub>VCCnor</sub>	3.234	_	3.366	V	4.5V < V <sub>VS</sub> < 18V (0 mA to 85 mA) ( <b>Note 2</b> )
6.2	Output Voltage V <sub>VCC</sub> at Low V <sub>VS</sub>	V <sub>VCClow</sub>	V <sub>VS</sub> - V <sub>D</sub>	_	3.366	V	3V < V <sub>VS</sub> < 4V
6.3	Regulator Drop Voltage	V <sub>D1</sub>	_	200	250		V <sub>VS</sub> > 3V, I <sub>VCC</sub> = -15 mA
6.4	Regulator Drop Voltage	V <sub>D2</sub>	_	300	500	mV	$V_{VS} > 3V$ , $I_{VCC} = -50$ mA
6.5	Line Regulation Maximum	VCC <sub>line</sub>		0.1	0.2	%	4V < V <sub>VS</sub> < 18V
6.6	Load Regulation Maximum	VCC <sub>load</sub>	ı	0.1	0.5	%	5mA < I <sub>VCC</sub> < 50 mA
6.7	Output Current Limitation	I <sub>VCClim</sub>		-180	-120	mA	V <sub>VS</sub> > 4V
6.8	Load Capacity	C <sub>load</sub>	1.8	2.2	_	μF	MLC capacitor (Note 3)
6.9	VCC Undervoltage Threshold (NRES ON)	V <sub>VCC_th_uv_down</sub>	2.4	2.6	2.8	V	Referred to VCC V <sub>VS</sub> > 4V
	VCC Undervoltage Threshold (NRES OFF)	V <sub>VCC_th_uv_up</sub>	2.5	2.7	2.9	V	Referred to VCC V <sub>VS</sub> > 4V
6.10	Hysteresis of VCC Undervoltage Threshold	V <sub>VCC_hys_uv</sub>	100	200	300	mV	Referred to VCC V <sub>VS</sub> > 4V
6.11	Ramp-Up Time V <sub>VS</sub> > 4V to VCC = 3.3V	t <sub>vcc</sub>	_	1	1.5	ms	$C_{VCC}$ = 2.2 µF $I_{load}$ = -5 mA at VCC

No.	Parameters	Symbol	Min.	Тур.	Max.	Unit	Conditions
7	VCC Voltage Regula	ator ATA663454					
7.1	Output Voltage V <sub>VCC</sub>	V <sub>VCCnor</sub>	4.9	_	5.1	V	5.5V < V <sub>VS</sub> < 18V (0 mA to 50 mA)
		V <sub>VCCnor</sub>	4.9		5.1	V	6V < V <sub>VS</sub> < 18V (0 mA to 85 mA) ( <b>Note 2</b> )
7.2	Output Voltage V <sub>VCC</sub> at Low V <sub>VS</sub>	V <sub>VCClow</sub>	$V_{VS}$ - $V_{D}$		5.1	V	4V < V <sub>VS</sub> < 5.5V
7.3	Regulator Drop Voltage	V <sub>D1</sub>	_	100	200	mV	V <sub>VS</sub> > 4V, I <sub>VCC</sub> = -20 mA
7.4	Regulator Drop Voltage	V <sub>D2</sub>	_	300	500	mV	V <sub>VS</sub> > 4V, I <sub>VCC</sub> = -50 mA
7.5	Regulator Drop Voltage	V <sub>D3</sub>	_	_	150	mV	$V_{VS} > 3.3V$ , $I_{VCC} = -15$ mA
7.6	Line regulation maximum	VCC <sub>line</sub>	_	0.1	0.2	%	5.5V < V <sub>VS</sub> < 18V
7.7	Load Regulation Maximum	VCC <sub>load</sub>	_	0.1	0.5	%	5 mA < I <sub>VCC</sub> < 50 mA
7.8	Output Current Limitation	I <sub>VCClim</sub>	_	-180	-120	mA	V <sub>VS</sub> > 5.5V
7.9	Load Capacity	C <sub>load</sub>	1.8	2.2	_	μF	MLC capacitor (Note 3)
7.10	VCC Undervoltage Threshold (NRES ON)	V <sub>VCC_th_uv_down</sub>	4.2	4.4	4.6	V	Referred to VCC V <sub>VS</sub> > 4V
	VCC Undervoltage Threshold (NRES OFF)	V <sub>VCC_th_uv_up</sub>	4.3	4.6	4.8	V	Referred to VCC V <sub>VS</sub> > 4V
7.11	Hysteresis of Undervoltage Threshold	V <sub>VCC_hys_uv</sub>	100	200	300	mV	Referred to VCC V <sub>VS</sub> > 5.5V
7.12	Ramp-Up Time V <sub>VS</sub> > 5.5V to VCC = 5V	tvcc	_	1	1.5	ms	$C_{VCC}$ = 2.2 µF $I_{load}$ = -5 mA at VCC
8		F, 1 k $\Omega$ ; Load 2 (Lamples; 10.7 and	arge): 10 nF 10.8 specific				pad 3 (Medium): 6.8 nF, 660 $\Omega$ s for proper operation at
8.1	Driver Recessive Output Voltage	V <sub>BUSrec</sub>	$0.9 \times V_{VS}$	_	V <sub>VS</sub>	V	Load1/Load2
8.2	Driver-Dominant Voltage	V_LoSUP	_	_	1.2	V	$V_{VS} = 7V$ $R_{load} = 500\Omega$
8.3	Driver-Dominant Voltage	V_HiSUP	_	_	2	V	$V_{VS} = 18V$ $R_{load} = 500\Omega$
8.4	Driver-Dominant Voltage	V_LoSUP_1k	0.6	_	_	V	$V_{VS} = 7V$ $R_{load} = 1000\Omega$
8.5	Driver-Dominant Voltage	V_HiSUP_1k	0.8	_	_	V	$V_{VS} = 18V$ $R_{load} = 1000\Omega$
8.6	Pull-Up Resistor to VS	R <sub>LIN</sub>	20	30	47	kΩ	The serial diode is mandatory

No.	Parameters	Symbol	Min.	Тур.	Max.	Unit	Conditions
8.7	Voltage Drop at the Serial Diodes	V <sub>SerDiode</sub>	0.4	_	1.0	V	In pull-up path with R <sub>LIN</sub> I <sub>SerDiode</sub> = 10 mA ( <b>Note 3</b> )
8.8	LIN Current Limitation V <sub>BUS</sub> = V <sub>Bat_max</sub>	I <sub>BUS_LIM</sub>	40	120	200	mA	
8.9	Input Leakage Current at the Receiver Including Pull-Up Resistor as Specified	I <sub>BUS_PAS_dom</sub>	-1	-0.35	_	mA	Input leakage current Driver off V <sub>BUS</sub> = 0V V <sub>VS</sub> = 12V
8.10	Leakage Current LIN Recessive	I <sub>BUS_PAS_rec</sub>	_	10	20	μA	Driver off $8V < V_{VS} < 18V$ $8V < V_{BUS} < 18V$ $V_{BUS} \ge V_{Bat}$
8.11	Leakage Current when Control Unit Disconnected from Ground. Loss of local ground must not affect communication in the residual network	I <sub>BUS_NO_gnd</sub>	-10	+0.5	+10	μΑ	GND <sub>Device</sub> = V <sub>VS</sub> V <sub>VS</sub> = 12V 0V < V <sub>BUS</sub> < 18V
8.12	Leakage Current at Disconnected Battery. Node has to sustain the current that can flow under this condition. Bus must remain operational under this condition.	I <sub>BUS_NO_bat</sub>	-	0.1	2	μΑ	V <sub>Bat</sub> disconnected V <sub>SUP_Device</sub> = GND 0V < V <sub>BUS</sub> < 18V
8.13	Capacitance on the LIN Pin to GND	C <sub>LIN</sub>	_	_	20	pF	Note 3
9	LIN Bus Receiver						
9.1	Center of Receiver Threshold	V <sub>BUS_CNT</sub>	0.475 × V <sub>VS</sub>	0.5 × V <sub>VS</sub>	0.525 × V <sub>VS</sub>	V	$V_{BUS\_CNT} = (V_{th\_dom} + V_{th\_rec})/$
9.2	Receiver Dominant State	$V_{BUSdom}$	-27	_	0.4 × V <sub>VS</sub>	V	V <sub>EN</sub> = 5V/3.3V
9.3	Receiver Recessive State	V <sub>BUSrec</sub>	0.6 × V <sub>VS</sub>	_	40	V	V <sub>EN</sub> = 5V/3.3V
9.4	Receiver Input Hysteresis	$V_{BUShys}$	0.028 × V <sub>VS</sub>	0.1 × V <sub>VS</sub>	0.175 × V <sub>VS</sub>	V	$V_{hys} = V_{th\_rec} - V_{th\_dom}$
9.5	Pre-Wake Detection LIN High-Level Input Voltage	$V_{LINH}$	V <sub>VS</sub> - 2V	_	V <sub>VS</sub> + 0.3V	V	

## ATA663431/54

### **ELECTRICAL CHARACTERISTICS (CONTINUED)**

No.	Parameters	Symbol	Min.	Тур.	Max.	Unit	Conditions
9.6	Pre-Wake Detection LIN Low-Level Input Voltage	V <sub>LINL</sub>	-27		V <sub>VS</sub> - 3.3V	V	Activates the LIN receiver
10	Internal Timers						
10.1	Dominant Time for Wake-Up via LIN Bus	t <sub>bus</sub>	50	100	150	μs	V <sub>LIN</sub> = 0V
10.2	Time delay for Mode Change from Fail-Safe Mode to Normal Mode via the EN Pin	<sup>t</sup> norm	5	15	20	μs	V <sub>EN</sub> = 5V/3.3V
10.3	Time Delay for Mode Change from Normal Mode to Sleep Mode via the EN Pin	<sup>t</sup> sleep	5	15	20	μs	V <sub>EN</sub> = 0V
10.4	TXD-Dominant Time-Out Time	t <sub>dom</sub>	20	40	60	ms	V <sub>TXD</sub> = 0V
10.6	Time Delay for Mode Change from Silent Mode to Normal Mode via the EN Pin	t <sub>s_n</sub>	5	15	40	μs	V <sub>EN</sub> = 5V/3.3V
10.7	Duty Cycle 1	D1	0.396	_	_	_	$TH_{Rec(max)} = 0.744 \times V_{VS}$ $TH_{Dom(max)} = 0.581 \times V_{VS}$ $V_{VS} = 7.0V \text{ to } 18V$ $t_{Bit} = 50  \mu \text{s}$ $D1 = t_{bus\_rec(min)}/(2 \times t_{Bit})$
10.8	Duty Cycle 2	D2	_	_	0.581	_	$TH_{Rec(min)} = 0.422 \times V_{VS}$ $TH_{Dom(min)} = 0.284 \times V_{VS}$ $V_{VS} = 7.6V \text{ to } 18V$ $t_{Bit} = 50  \mu\text{s}$ $D2 = t_{bus\_rec(max)}/(2 \times t_{Bit})$
10.9	Duty Cycle 3	D3	0.417	_	_		$\begin{aligned} & TH_{Rec(max)} = 0.778 \times V_{VS} \\ & TH_{Dom(max)} = 0.616 \times V_{VS} \\ & V_{VS} = 7.0 V \text{ to } 18V \\ & t_{Bit} = 96 \ \mu s \\ & D3 = t_{bus\_rec(min)} / (2 \times t_{Bit}) \end{aligned}$
10.10	Duty Cycle 4	D4	_	_	0.590	_	$\begin{array}{l} TH_{Rec(min)} = 0.389 \times V_{VS} \\ TH_{Dom(min)} = 0.251 \times V_{VS} \\ V_{VS} = 7.6V \text{ to } 18V \\ t_{Bit} = 96 \ \mu s \\ D4 = t_{bus\_rec(max)}/(2 \times t_{Bit}) \end{array}$
10.11	Slope Time Falling and Rising Edge at LIN	t <sub>SLOPE_fall</sub> t <sub>SLOPE_rise</sub>	3.5	_	22.5	μs	V <sub>VS</sub> = 7.0V to 18V
10.12	TXD Release Time after Dominant Time-Out Detection	t <sub>DTOrel</sub>	10	_	20	μs	Note 2

**Electrical Characteristics**: Unless otherwise specified all values are specified for 5V < V<sub>VS</sub> < 28V, -40°C < T<sub>···</sub> < +150°C and refer to the GND pin

-40°C	40°C < T <sub>vJ</sub> < +150°C and refer to the GND pin.								
No.	Parameters	Symbol	Min.	Тур.	Max.	Unit	Conditions		
11	Receiver Electrical A	AC Parameters o	f the LIN Pl	nysical L	ayer LIN F	Receiv	er, RXD Load Conditions:		
11.1	Propagation Delay of Receiver	t <sub>rx_pd</sub>	_	_	6	μs	$V_{VS} = 7.0V \text{ to } 18V$ $t_{rx\_pd} = max(t_{rx\_pdr}, t_{rx\_pdf})$		
11.2	Symmetry of Receiver Propagation Delay Rising Edge Minus Falling Edge	t <sub>rx_sym</sub>	-2	_	+2	μs	$V_{VS}$ = 7.0V to 18V $t_{rx\_sym}$ = $t_{rx\_pdr}$ - $t_{rx\_pdf}$		
12	WKin Pin								
12.1	High-Level Input Voltage	$V_{WKinH}$	V <sub>VS</sub> - 1V	_	V <sub>VS</sub> + 0.3V	V			
12.2	Low-Level Input Voltage	$V_{WKinL}$	-1	_	V <sub>VS</sub> - 3.3V	V	Initializes a wake-up signal		
12.3	WKin Pull-Up Current	I <sub>WKin</sub>	-30	-10	_	μA	V <sub>VS</sub> < 28V, V <sub>WKin</sub> = 0V		
12.4	High-Level Leakage Current	I <sub>WKinL</sub>	-5	_	+5	μA	V <sub>VS</sub> = 28V, V <sub>WKin</sub> = 28V		
12.5	Debounce Time of Low Pulse for Wake-Up via WKin Pin	<sup>t</sup> WKin	50	100	150	μs	V <sub>WKin</sub> = 0V		
13	Watchdog Oscillato	r							
13.1	Voltage at WDOSC in Normal or Fail-Safe Mode	V <sub>WDOSC</sub>	1.13	1.23	1.33	V	I <sub>WD_OSC</sub> = -200 μA V <sub>VS</sub> ≥ 4V		
13.2	Possible Values of Resistor	R <sub>WDOSC</sub>	34	_	120	kΩ	Resistor ±1% (Note 3)		
13.3	Oscillator Period	tosc	21.3	26.6	31.94	μs	$R_{WDOSC} = 34 \text{ k}\Omega$		
13.6	Oscillator Period	tosc	68.4	85.6	102.8	μs	$R_{WDOSC} = 120 \text{ k}\Omega$		
13.7	Watchdog Lead Time After Reset	t <sub>d</sub>	_	3948	_	cycl es	Note 1		
13.8	Watchdog Closed Window	t <sub>1</sub>	_	527	_	cycl es	Note 1		
13.9	Watchdog Open Window	t <sub>2</sub>	_	553	_	cycl es	Note 1		
13.10	Watchdog Reset Time NRES	t <sub>nres</sub>	2	4	6	ms	Note 1		
14	Watchdog Trigger In	nput Pin NTRIG							
14.1	Low-Level Voltage Input	$V_{NTRIG\_L}$	-0.3	_	0.3V <sub>VCC</sub>	V			
14.2	High-Level Voltage Input	V <sub>NTRIG_H</sub>	0.7 x V <sub>VCC</sub>	_	V <sub>VCC</sub> + 0.3	V			
14.3	Pull-Up Resistor	R <sub>NTRIG</sub>	125	250	400	K	V <sub>NTRIG</sub> = 0V		
14.4	Input Leakage Current	I <sub>NTRIGleakH</sub>	_		1	μA	V <sub>NTRIG</sub> = V <sub>VCC</sub>		
14.5	Minimum Trigger Width	t <sub>trig</sub>	200	_	_	ns	V <sub>NTRIG</sub> = V <sub>VCC</sub> (Note 3)		

No.	Parameters	Symbol	Min.	Тур.	Max.	Unit	Conditions
15	MODE Pin	-				ı	
15.1	Low-Level Input Voltage	$V_{MODE\_L}$	-0.3	_	0.3 x V <sub>VCC</sub>	V	
15.2	High-Level Input Voltage	V <sub>MODE_H</sub>	0.7 x V <sub>VCC</sub>		V <sub>VCC</sub> + 0.3	V	
15.4	Leakage Current	I <sub>MODE</sub>	-3		+3	μΑ	$V_{MODE} = 0V \text{ or } V_{MODE} = V_{VCC}$
15.5	MODE Pin Pull-Up Current	I <sub>MODE_PU</sub>	-75	1	-5	μA	$V_{MODE} = 0.7 \times V_{VCC}$
15.6	MODE Pin Pull-Down Current	I <sub>MODE_PD</sub>	5	_	75	μA	$V_{MODE} = 0.3 \times V_{VCC}$
16	Limp Home Open D	rain Failure Outp	out Pin LH				
16.1	Output Drain-to-Source on Resistance	R <sub>DSon,LH</sub>	_	_	50	Ω	Tj = +125°C
16.2	Leakage Current	I <sub>leak,LH</sub>	_	_	2	μΑ	V <sub>LH</sub> < 40V
17	<b>HSout Pin</b>	,					
17.1	Output Drain-to-Source on Resistance	R <sub>DSon,HS</sub>	_	1	20	Ω	I <sub>HSout</sub> = -20 mA
17.2	Leakage Current	I <sub>leak,HS</sub>	_		2	μΑ	$-0.2V < V_{HSout} < V_{VS} + 0.2V$
17.5	Switch-Off Slope (Fall Time)	<sup>t</sup> HSslope,fall	0.75	1	5	μs	$V_{VS}$ = 16V $R_{load}$ = 560 $\Omega$ $C_{load}$ = 1 nF transition from 80% down to 20% of $V_{VS}$
17.6	Switch-On Slope (Rise Time)	<sup>t</sup> HSslope,rise	0.75	_	5	μs	$V_{VS}$ = 16V $R_{load}$ = 560 $\Omega$ $C_{load}$ = 1 nF transition from 20% to 80% of $V_{VS}$
17.7	Switch-On Delay	<sup>t</sup> HSdel	3	_	20	μs	$V_{VS}$ = 16V $R_{load}$ = 560 $\Omega$ $C_{load}$ = 1 nF time from HSin = HIGH to $V_{HSout}$ = 50% of $V_{VS}$
17.8	Switch-Off Delay	<sup>t</sup> HSdel	3	_	20	μs	$V_{VS}$ = 16V $R_{load}$ = 560 $\Omega$ $C_{load}$ = 1 nF time from HSin = LOW to $V_{HSout}$ = 50% of $V_{VS}$
17.9	Short-Circuit Detection Threshold	V <sub>SCth_HS</sub>	V <sub>VS</sub> - 6V	_	V <sub>VS</sub> - 2V	V	
17.10	Short-Circuit Debounce Time	t <sub>HS_deb</sub>	2	_	10	μs	
18	HSin Pin						
18.1	Low-Level Voltage Input	$V_{HSin\_L}$	-0.3	_	0.3 x V <sub>VCC</sub>	V	


**Electrical Characteristics**: Unless otherwise specified all values are specified for  $5V < V_{VS} < 28V$ ,  $-40^{\circ}C < T_{vJ} < +150^{\circ}C$  and refer to the GND pin.

	10 G A 1/V A 100 G and 1010. To the CHB pin.									
No.	Parameters	Symbol	Min.	Тур.	Max.	Unit	Conditions			
18.2	High-Level Voltage Input	V <sub>HSin_H</sub>	0.7 x V <sub>VCC</sub>		V <sub>VCC +</sub> 0.3	V				
18.3	Pull-Down Resistor	$R_{HSin}$	50	100	150	kΩ	$V_{HSin} = V_{VCC}$			
18.4	Low-Level Input Current	I <sub>HSin</sub>	-1		+1	μA	V <sub>HSin</sub> = 0V			
18.5	Maximum Switching Frequency	f <sub>HSin,max</sub>	5	_	_	kHz	$R_{load} = 560\Omega  (Note  3)$			
19	CL15 HV Input Pin									
19.1	High Level Input Voltage	V <sub>CL15H</sub>	4	_	_	V	Positive edge initiates a local wake-up			
19.2	Low Level Input Voltage	V <sub>CL15L</sub>	-1	_	+2	V				
19.3	Pull-Down Current	I <sub>CL15</sub>		50	60	μΑ	V <sub>VS</sub> < 28V, V <sub>CL15</sub> = 28V			
19.4	Internal Debounce Time	t <sub>dbCL15</sub>	50	100	150	μs	Without external capacitor			

Note 1: 100% correlation tested.

2: Characterized on samples.

3: Design parameter.



#### FIGURE 2-1: **DEFINITION OF BUS TIMING CHARACTERISTICS**

### **TEMPERATURE SPECIFICATIONS**

Parameters	Sym.	Min.	Тур.	Max.	Unit
Thermal Resistance Virtual Junction to Thermal Pad	R <sub>thvJC</sub>	_	8	_	K/W
Thermal Resistance Virtual Junction to Ambient, where Thermal Pad is Soldered to PCB according to JEDEC	R <sub>thvJA</sub>	_	45	_	K/W
Thermal Shutdown of VCC Regulator	T <sub>VCCoff</sub>	+150	+165	+180	°C
Thermal Shutdown of LIN Output	T <sub>LINoff</sub>	+150	+165	+180	°C
Thermal Shutdown of High-Side Driver	T <sub>DSoff</sub>	+150	+165	+180	°C
Thermal Shutdown Hysteresis	T <sub>hys</sub>	_	10	_	°C

### 3.0 PACKAGING INFORMATION

### 3.1 Package Marking Information

16-Lead 3 x 5.5 mm VDFN

Atmel YWW ATA663431/54 • YYWWNNN Examples:

Atmel 839 ATA663431

1839256

Atmel 839 ATA663454


■ 1839256

Legend: XX...X Customer-specific information
Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)
\* This package is Pb-free. The Pb-free JEDEC designator (©3)
can be found on the outer packaging for this package.

**Note**: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

## 16-Lead Very Thin Plastic Dual Flat, No Lead Package (QDB) - 5.5x3 mm Body [VDFN] With Stepped Wettable Flanks and 4.7x1.6 mm Exposed Pad


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-21363 Rev B Sheet 1 of 2

## 16-Lead Very Thin Plastic Dual Flat, No Lead Package (QDB) - 5.5x3 mm Body [VDFN] With Stepped Wettable Flanks and 4.7x1.6 mm Exposed Pad

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Number of Terminals	N	16			
Pitch	е		NOM MAX  16  0.65 BSC  0.90 1.00  0.035 0.05  0.203 REF  - 0.19  5.50 BSC  4.70 4.80  3.00 BSC  1.60 1.70  - 0.08		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.035	0.05	
Terminal Thickness	A3	0.203 REF			
Wettable Flank Step Cut Depth	A4	0.10	-	0.19	
Overall Length	D				
Exposed Pad Length	D2	4.60	4.70	4.80	
Overall Width	E		4.70 4.80		
Exposed Pad Width	E2	1.50	1.60	1.70	
Wettable Flank Step Cut Width	E3	-	-	0.085	
Terminal Width	b	0.25	0.30	0.35	
Terminal Length	L	0.35	0.40	0.45	
Terminal-to-Exposed-Pad	K	0.20	-	-	

### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21363 Rev B Sheet 2 of 2

## 16-Lead Very Thin Plastic Dual Flat, No Lead Package (QDB) - 5.5x3 mm Body [VDFN] With Stepped Wettable Flanks and 4.7x1.6 mm Exposed Pad

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	E			
Optional Center Pad Width	X2			1.70
Optional Center Pad Length	Y2			4.80
Contact Pad Spacing	CH		0.25	
Exposed Pad 45° Corner Chamfer	С		3.00	
Contact Pad Width (X16)	X1			0.30
Contact Pad Length (X16)	Y1			0.80
Contact Pad to Center Pad (X16)	G	0.25		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

### Notes:

- Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23363 Rev B

### APPENDIX A: REVISION HISTORY

### Revision D (April 2021)

The following is the list of modifications:

- The current LIN standards use the terminology "Master" and "Slave". The LIN standard groups have decided that the terms "Commander" and "Responder" will be used in future.
- Updated Parameter 3.5 in the Electrical Characteristics table.
- · Updated the VDFN package drawing.
- · Updated the Product Identification System.
- · Minor text updates.

### Revision C (May 2020)

- Updated Maximum rating of pin VS in chapter 2.1.
- · Minor text updates.

### **Revision B (November 2018)**

· Minor text updates.

### **Revision A (November 2018)**

- · Original Release of this Document.
- This document replaces Atmel - 9232H-AUTO-09/14.
- · Minor text updates.

Δ٦	ΓΔ	6	63	43	1	<b>/54</b>
$\frown$		v	UU	TJ		JT

NOTES:

### PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. [X]<sup>(1)</sup> –<u>XXX</u> -<u>XX</u> Package Tape and Reel Package Directives Qualification Device Option Classification

Device: ATA663431/54: LIN SBC including LIN Transceiver,

Voltage Regulator, Window Watchdog

and High-Side Switch

GD 16-Lead VDFN Package:

= 330 mm diameter Tape and Reel<sup>(1)</sup> Tape and Reel Q

Option:

**Package** 

 Package according to RoHS<sup>(2)</sup> W

Directives Classification:

Qualification: VAO = Automotive

blank= Automotive

Note: All devices listed in this data sheet are Automotive qualified. Due to a new nomenclature, the automotive qualified devices

will get the suffix -VAO in the future, but as regards to the qualification, there is no difference between all the devices listed in

this data sheet.

Examples:

a) ATA663431-GDQW: 16-Lead VDFN,

Tape and Reel,

RoHS compliant package,

**Automotive Qualified** 

b) ATA663454-GDQW: 16-Lead VDFN,

Tape and Reel,

RoHS compliant package,

Automotive Qualified

c) ATA663431-GDQW-VAO: 16-Lead VDFN,

Tape and Reel.

RoHS compliant package,

Automotive Qualified

d) ATA663454-GDQW-VAO: 16-Lead SOIC,

Tape and Reel,

RoHS compliant package, Automotive Qualified

Tape and Reel identifier only appears in the catalog Note 1: part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

RoHS compliant; maximum concentration value of 0.09% (900 ppm) for Bromine (Br) and Chlorine (CI) and less than 0.15% (1500 ppm) total Bromine (Br) and Chlorine (CI) in any homogeneous material. Maximum concentration value of 0.09% (900 ppm) for Antimony (Sb) in any homogeneous material.

## ATA663431/54

NOTES:

### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- · Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUEN-TIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKiT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2018-2021, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-8184-3



### **Worldwide Sales and Service**

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

**Austin, TX** Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

**Raleigh, NC** Tel: 919-844-7510

New York, NY Tel: 631-435-6000

**San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270

**Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078

#### ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

**China - Beijing** Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

**China - Dongguan** Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

**China - Shanghai** Tel: 86-21-3326-8000

China - Shenyang

Tel: 86-24-2334-2829 China - Shenzhen

Tel: 86-755-8864-2200

**China - Suzhou** Tel: 86-186-6233-1526

**China - Wuhan** Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

**China - Zhuhai** Tel: 86-756-3210040

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

**Japan - Osaka** Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770

**Korea - Daegu** Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

**Singapore** Tel: 65-6334-8870

**Taiwan - Hsin Chu** Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

**Taiwan - Taipei** Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

#### **EUROPE**

**Austria - Wels** Tel: 43-7242-2244-39

Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Garching Tel: 49-8931-9700

**Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

**Italy - Padova** Tel: 39-049-7625286

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

**Poland - Warsaw** Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**Sweden - Gothenberg** Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820