

## 256K (32K x 8) Static RAM

#### **Features**


- · High Speed
  - 70 ns
- · Temperature Ranges
  - Commercial: 0°C to 70°C
     Industrial: -40°C to 85°C
     Automotive: -40°C to 125°C
- Low voltage range:
  - 2.7V 3.6V
- · Low active power and standby power
- Easy memory expansion with CE and OE features
- · TTL-compatible inputs and outputs
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Available in a Pb-free and non Pb-free standard 28-pin narrow SOIC, 28-pin TSOP-1 and 28-pin Reverse TSOP-1 packages

#### Functional Description[1]

The CY62256V family is composed of two high-performance CMOS static RAM's organized as 32K words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and active LOW output enable (OE) and Tri-state drivers. These devices have an automatic power-down feature, reducing the power consumption by over 99% when deselected.

An active LOW write enable signal  $(\overline{WE})$  controls the writing/reading operation of the memory. When  $\overline{CE}$  and  $\overline{WE}$  inputs are both LOW, data on the eight data input/output pins  $(I/O_0)$  through  $I/O_7$  is written into the memory location addressed by the address present on the address pins  $(A_0)$  through  $A_{14}$ . Reading the device is accomplished by selecting the device and enabling the outputs,  $\overline{CE}$  and  $\overline{OE}$  active LOW, while  $\overline{WE}$  remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable  $(\overline{WE})$  is HIGH.



Note:


1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.




#### **Product Portfolio**

						Power Dissipation			
		Vo	<sub>CC</sub> Range (	(V)	Speed	Operating, I <sub>CC</sub> (mA)		Standby, I <sub>SB2</sub> (μA)	
Product	Range	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	(ns)	<b>Typ.</b> <sup>[2]</sup>	Max.	<b>Typ.</b> <sup>[2]</sup>	Max.
CY62256VLL	Com'l/Ind'l	2.7	3.0	3.6	70	11	30	0.1	5
	Automotive								130

#### **Pin Configurations**





#### **Pin Definitions**

Pin Number	Туре	Description
1–10, 21, 23–26	Input	A <sub>0</sub> -A <sub>14</sub> . Address Inputs
11–13, 15–19	Input/Output	I/O <sub>0</sub> -I/O <sub>7</sub> . Data lines. Used as input or output lines depending on operation
27	Input/Control	WE. When selected LOW, a WRITE is conducted. When selected HIGH, a READ is conducted
20	Input/Control	CE. When LOW, selects the chip. When HIGH, deselects the chip
22	Input/Control	<b>OE</b> . Output Enable. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are Tri-stated, and act as input data pins
14	Ground	GND. Ground for the device
28	Power Supply	V <sub>CC</sub> . Power supply for the device

#### Note:

<sup>2.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ.)</sub>, T<sub>A</sub> = 25°C, and t<sub>AA</sub> = 70 ns.



#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied ......55°C to +125°C Supply Voltage to Ground Potential DC Input Voltage<sup>[3]</sup>.....-0.5V to V<sub>CC</sub> + 0.5V

Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

#### **Operating Range**

Device	Range	Ambient Temperature (T <sub>A</sub> ) <sup>[4]</sup>	V <sub>CC</sub>
CY62256V	Commercial	0°C to +70°C	2.7V to 3.6V
	Industrial	−40°C to +85°C	
	Automotive	-40°C to +125°C	

#### **Electrical Characteristics** Over the Operating Range

				C	/62256V	-70	
Parameter	Description	Test Conditions			<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -1.0 \text{ mA}$	V <sub>CC</sub> = 2.7V	2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 2.1 mA	V <sub>CC</sub> = 2.7V			0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2		V <sub>CC</sub> +0.3V	V
V <sub>IL</sub>	Input LOW Voltage			-0.5		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_{IN} \leq V_{CC}$	Com'l, Ind'l	-1		+1	μА
			Automotive	-10		+10	μА
l <sub>OZ</sub>	Output Leakage Current	$GND \le V_{IN} \le V_{CC}$ , Output Disabled	Com'l, Ind'l	-1		+1	μА
			Automotive	-10		+10	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = 3.6V$ , $I_{OUT} = 0$ mA, $f = f_{Max} = 1/t_{RC}$	All ranges		11	30	mA
I <sub>SB1</sub>	Automatic CE Power-down Current— TTL Inputs	$V_{CC} = 3.6V, \overline{CE} \ge V_{IH},$ $V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL}, f = f_{Max}$	All ranges		100	300	μА
I <sub>SB2</sub>	Automatic CE Power-down	$V_{CC} = 3.6V, \overline{CE} \ge V_{CC} - 0.3V$	Com'l		0.1	5	μА
	Current— CMOS Inputs	$V_{IN} \ge V_{CC} - 0.3V \text{ or } V_{IN} \le 0.3V, f = 0$	Ind'l		0.1	10	
			Automotive		0.1	130	

#### Notes:

<sup>3.</sup>  $V_{\rm IL}$  (min.) = -2.0V for pulse durations of less than 20 ns. 4.  $T_{\rm A}$  is the "Instant-On" case temperature.




#### Capacitance<sup>[5]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ.)}$	6	pF
C <sub>OUT</sub>	Output Capacitance		8	pF

#### **Thermal Resistance**

Parameter	Description	Test Conditions	SOIC	TSOPI	RTSOPI	Unit
$\Theta_{JA}$	[0]	Still Air, soldered on a 3 × 4.5 inch, 2-layer printed circuit board	68.45	87.62	87.62	°C/W
$\Theta_{JC}$	Thermal Resistance (Junction to Case) <sup>[5]</sup>		26.94	23.73	23.73	°C/W

#### **AC Test Loads and Waveforms**




Parameter	3.3V	Units
R1	1100	Ohms
R2	1500	Ohms
R <sub>TH</sub>	645	Ohms
V <sub>TH</sub>	1.750	Volts

#### Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions <sup>[6]</sup>		Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention			1.4			V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = 1.4V, \overline{CE} \ge V_{CC} - 0.3V, V_{IN} \ge V_{CC} - 0.3V \text{ or } V_{IN} \le 0.3V$			0.1	3	μΑ
		$V_{\text{IN}} \ge V_{\text{CC}} - 0.3V \text{ or } V_{\text{IN}} \le 0.3V$	Ind'l		0.1	6	
			Auto		0.1	50	
t <sub>CDR</sub> <sup>[6]</sup>	Chip Deselect to Data Retention Time			0			ns
t <sub>R</sub> <sup>[6]</sup>	Operation Recovery Time			t <sub>RC</sub>			ns

#### **Data Retention Waveform**



#### Notes:

- 5. Tested initially and after any design or process changes that may affect these parameters.
- 6. No input may exceed V<sub>CC</sub> + 0.3V.



#### Switching Characteristics Over the Operating Range<sup>[7]</sup>


		CY622	256V-70	
Parameter	Description	Min.	Max.	Unit
Read Cycle			•	
t <sub>RC</sub>	Read Cycle Time	70		ns
t <sub>AA</sub>	Address to Data Valid		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		35	ns
t <sub>LZOE</sub>	OE LOW to Low-Z <sup>[8]</sup>	5		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[8, 9]</sup>		25	ns
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[8]</sup>	10		ns
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[8, 9]</sup>		25	ns
t <sub>PU</sub>	CE LOW to Power-up	0		ns
t <sub>PD</sub>	CE HIGH to Power-down		70	ns
Write Cycle <sup>[10, 11]</sup>			•	
t <sub>WC</sub>	Write Cycle Time	70		ns
t <sub>SCE</sub>	CE LOW to Write End	60		ns
t <sub>AW</sub>	Address Set-up to Write End	60		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	50		ns
t <sub>SD</sub>	Data Set-up to Write End	30		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[8, 9]</sup>		25	ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[8]</sup>	10		ns

<sup>Notes:
7. Test conditions assume signal transition time of 5 ns or less timing reference levels of V<sub>CC</sub>/2, input pulse levels of 0 to V<sub>CC</sub>, and output loading of the specified l<sub>OL</sub>/l<sub>OH</sub> and 50 pF load capacitance.
8. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
9. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with C<sub>L</sub> = 5 pF as in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
10. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
11. The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.</sup> 




#### **Switching Waveforms**


#### Read Cycle No. 1 (Address Transition Controlled)<sup>[12, 13]</sup>



#### Read Cycle No. 2 (OE Controlled)[13, 14]




#### Write Cycle No. 1 (WE Controlled)[10, 15, 16]




- Notes: 12. <u>Device</u> is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{|L}$ . 13. WE is HIGH for read cycle.
- 14. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.
- 15. Data I/O is high impedance if  $\overline{OE} = V_{|H:}$ 16. If  $\overline{CE}$  goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
- 17. During this period, the I/Os are in output state and input signals should not be applied.



# Switching Waveforms (continued) Write Cycle No. 2 (CE Controlled)<sup>[10, 15, 16]</sup>




### Write Cycle No. 3 (WE Controlled, OE LOW)[11, 16]






#### **Typical DC and AC Characteristics**




**OUTPUT VOLTAGE (V)** 



#### Typical DC and AC Characteristics (continued)





#### **Truth Table**

CE	WE	OE	Inputs/Outputs	Mode	Power
Н	Х	X	High-Z	Deselect/Power-down	Standby (I <sub>SB</sub> )
L	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	L	X	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High-Z	Deselect, Output Disabled	Active (I <sub>CC</sub> )

#### **Ordering Information**


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
70	CY62256VLL-70SNC	51-85092	28-pin (300-mil Narrow Body) SNC	Commercial
	CY62256VLL-70SNXC		28-pin (300-mil Narrow Body) SNC (Pb-Free)	
	CY62256VLL-70ZC	51-85071	28-pin TSOP I	
	CY62256VLL-70ZXC		28-pin TSOP I (Pb-Free)	
	CY62256VLL-70SNXI	51-85092	28-pin (300-mil Narrow Body) SNC (Pb-Free)	Industrial
	CY62256VLL-70ZI	51-85071	28-pin TSOP I	
	CY62256VLL-70ZXI		28-pin TSOP I (Pb-Free)	
CY62256VLL-70ZRI		51-85074	28-pin Reverse TSOP I	
	CY62256VLL-70ZRXI		28-pin Reverse TSOP I (Pb-Free)	
	CY62256VLL-70SNE	51-85092	28-pin (300-mil Narrow Body) SNC	Automotive
	CY62256VLL-70SNXE		28-pin (300-mil Narrow Body) SNC (Pb-Free)	
	CY62256VLL-70ZE	51-85071	28-pin TSOP I	
	CY62256VLL-70ZXE		28-pin TSOP I (Pb-Free)	
	CY62256VLL-70ZRE	51-85074	28-pin Reverse TSOP I	
	CY62256VLL-70ZRXE		28-pin Reverse TSOP I (Pb-Free)	

Please contact your local Cypress sales representative for availability of these parts




#### **Package Diagrams**

#### 28-pin (300-mil) SNC (Narrow Body) (51-85092)



#### 28-pin Thin Small Outline Package Type 1 (8 x 13.4 mm) (51-85071)

NOTE: ORIENTATION I.D MAY BE LOCATED EITHER AS SHOWN IN OPTION 1 OR OPTION 2






#### Package Diagrams (continued)

#### 28-pin Reverse Thin Small Outline Package Type 1 (8 x 13.4 mm) (51-85074)

NOTE: ORIENTATION ID MAY BE LOCATED EITHER AS SHOWN IN OPTION 1 OR OPTION 2



All product and company names mentioned in this document are the trademarks of their respective holders.



### **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	107248	09/10/01	SZV	Changed from spec number: 38-00519 to 38-05057
*A	111445	11/01/01	MGN	Removed obsolete parts. Change to standard format
*B	115229	05/23/02	GBI	Changed SN package diagram
*C	116507	09/04/02	GBI	Added footnote 1 Clarified I <sub>CC</sub> spec for V <sub>CC(typ)</sub> = 2.5V
*D	239134	See ECN	AJU	Added Automotive product information
*E	344595	See ECN	SYT	Added Pb-Free packages on page# 10
*F	493277	See ECN	VKN	Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed part # CY62256V25LL from the product offering Updated Ordering Information Table