# **ON Semiconductor**

# Is Now



To learn more about onsemi™, please visit our website at www.onsemi.com

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application,

# Dual Digitally Programmable Potentiometers (DPP) with 256 Taps & I<sup>2</sup>C Compatible Interface

#### Description

The CAT5270 is a volatile 256-tap by two channels, digitally programmable potentiometer (DPP) with an I<sup>2</sup>C compatible interface. Each DPP consists of a linear taper series of resistive elements connected between two externally accessible end points. The tap points between each resistive element are connected to the wiper outputs with CMOS switches. On power up the wiper position goes to mid scale.

The CAT5270 can be used as a potentiometer or as a two terminal, variable resistor. It is available in a 14-lead TSSOP package operating over the industrial temperature range  $(-40^{\circ}\text{C to }85^{\circ}\text{C})$ .

#### **Features**

- Two Linear Taper Digitally Programmable Potentiometers
- 256 Resistor Taps per Potentiometer
- End to End Resistance 50 k $\Omega$ , 100 k $\Omega$
- I<sup>2</sup>C Compatible Interface
- Low Wiper Resistance 75  $\Omega$  (typ.)
- 2.5 V to 5.5 V Operation
- Standby Current Less than 1 μA
- Power On to Mid Scale
- 14-lead TSSOP Package
- Industrial Temperature Range




Figure 1. Functional Diagram




## ON Semiconductor®

http://onsemi.com



TSSOP-14 Y SUFFIX CASE 948AM

#### **PIN CONNECTION**



#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

#### **Pin Description**

#### **SCL: Serial Clock**

The CAT5270 serial clock input pin is used to clock all data transfers into or out of the device.

#### **SDA: Serial Data**

The CAT5270 bidirectional serial data pin is used to transfer data into and out of the device. The SDA pin is an open drain output and can be wire–OR'd with the other open drain or open collector I/Os.

#### A0, A1, A2, A3: Device Address Inputs

These inputs set the device address when addressing multiple devices. A total of sixteen devices can be addressed on a single bus. A match in the slave address must be made with the address input in order to initiate communication with the CAT5270.

#### R<sub>H</sub>, R<sub>L</sub>: Resistor End Points

The two sets of  $R_{\rm H}$  and  $R_{\rm L}$  pins are equivalent to the terminal connections on a mechanical potentiometer.

#### R<sub>W</sub>: Wiper

The R<sub>W</sub> pins are equivalent to the wiper terminal of a mechanical potentiometer.

#### **Device Operation**

The CAT5270 is two resistor arrays integrated with an  $I^2C$  compatible interface and two 8-bit wiper control registers. Each resistor array contains 255 separate resistive elements connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer ( $R_H$  and  $R_L$ ). The tap positions between and at the ends of the series resistors are connected to the output

**Table 1. PIN DESCRIPTION** 

Pin # TSSOP-14	Name	Function
1	A0	Device Address, LSB
2	$V_{CC}$	Supply Voltage
3	R <sub>L0</sub>	Low Reference Terminal for Potentiometer 0
4	R <sub>H0</sub>	High Reference Terminal for Potentiometer 0
5	R <sub>W0</sub>	Wiper Terminal for Potentiometer 0
6	A2	Device Address
7	SDA	Serial Data Input/Output
8	A1	Device Address
9	R <sub>L1</sub>	Low Reference Terminal for Potentiometer 1
10	R <sub>H1</sub>	High Reference Terminal for Potentiometer 1
11	R <sub>W1</sub>	Wiper Terminal for Potentiometer 1
12	GND	Ground
13	SCL	Bus Serial Clock
14	A3	Device Address

wiper terminals ( $R_W$ ) by a CMOS transistor switch. Only one tap point for each potentiometer is connected to its wiper terminal at a time and is determined by the value of the wiper control register. Data can be read or written to the wiper control register via the  $I^2C$  compatible interface. Also, the device can be instructed to operate in an "increment/decrement" mode.

**Table 2. ABSOLUTE MAXIMUM RATINGS** 

Parameters	Ratings	Units
Temperature Under Bias	-55 to +125	°C
Storage Temperature	-65 to +150	°C
Voltage on Any Pin with Respect to V <sub>SS</sub> (Note 1)	-2.0 to +V <sub>CC</sub> + 2.0	V
V <sub>CC</sub> with Respect to Ground	-2.0 to +6.0	V
Package Power Dissipation Capability (T <sub>A</sub> = 25°C)	1.0	W
Lead Soldering Temperature (10 sec)	300	°C
Wiper Current	±6	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

**Table 3. RECOMMENDED OPERATING CONDITIONS** 

Parameters	Ratings	Units
Vcc	+2.5 to +5.5	V
Industrial Temperature	-40 to +85	°C

Table 4. POTENTIOMETER CHARACTERISTICS ( $V_{CC} = +2.5 \text{ V}$  to +5.5 V, unless otherwise specified.)

				Limits		
Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
R <sub>POT</sub>	Potentiometer Resistance (100 kΩ)			100		kΩ
R <sub>POT</sub>	Potentiometer Resistance (50 kΩ)			50		kΩ
	Potentiometer Resistance Tolerance				±20	%
	R <sub>POT</sub> Matching				1	%
	Power Rating	25°C, each pot			50	mW
I <sub>W</sub>	Wiper Current				±3	mA
R <sub>W</sub>	Wiper Resistance	I <sub>W</sub> = ±3 mA @ V <sub>CC</sub> = 3 V		200	300	Ω
R <sub>W</sub>	Wiper Resistance	I <sub>W</sub> = ±3 mA @ V <sub>CC</sub> = 5 V		75	150	Ω
$V_{TERM}$	Voltage on any R <sub>H</sub> or R <sub>L</sub> Pin	V <sub>SS</sub> = 0 V	V <sub>SS</sub>		$V_{CC}$	V
	Resolution			0.4		%
	Absolute Linearity (Note 4)	$R_{w(n)(actual)} - R_{(n)(expected)}$ (Note 7)			±1	LSB (Note 6)
	Relative Linearity (Note 5)	$R_{W(n+1)} - R_{[w(n)+LSB]} \text{ (Note 7)}$			±0.2	LSB (Note 6)
TC <sub>RPOT</sub>	Temperature Coefficient of R <sub>POT</sub>	(Note 3)		±100		ppm/°C
TC <sub>RATIO</sub>	Ratiometric Temp. Coefficient	(Note 3)			20	ppm/°C
C <sub>H</sub> /C <sub>L</sub> /C <sub>W</sub>	Potentiometer Capacitances	(Note 3)		10/10/25		pF
fc	Frequency Response	R <sub>POT</sub> = 50 kΩ (Note 3)		0.4		MHz

<sup>2.</sup> Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1 V to  $V_{CC}$  +1 V.

<sup>1.</sup> The minimum DC input voltage is -0.5 V. During transitions, inputs may undershoot to -2.0 V for periods of less than 20 ns. Maximum DC voltage on output pins is  $V_{CC}$  +0.5 V, which may overshoot to  $V_{CC}$  +2.0 V for periods of less than 20 ns.

<sup>3.</sup> This parameter is tested initially and after a design or process change that affects the parameter.

<sup>4.</sup> Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

<sup>5.</sup> Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.

<sup>6.</sup> LSB =  $R_{TOT} / 255$  or  $(R_H - R_L) / 255$ , single pot

<sup>7.</sup> n = 0, 1, 2, ..., 255

Table 5. DC OPERATING CHARACTERISTICS ( $V_{CC} = +2.5 \text{ V}$  to +5.5 V, unless otherwise specified.)

Symbol	Parameter	Min	Max	Units	
Icc	Power Supply Current	f <sub>SCL</sub> = 400 kHz, SDA = Open V <sub>CC</sub> = 5.5 V, Inputs = GND		1	mA
I <sub>SB</sub>	Standby Current (V <sub>CC</sub> = 5.0 V)	V <sub>IN</sub> = GND or V <sub>CC</sub> , SDA = Open		5	μΑ
ILI	Input Leakage Current	V <sub>IN</sub> = GND to V <sub>CC</sub>		10	μΑ
I <sub>LO</sub>	Output Leakage Current	$V_{OUT}$ = GND to $V_{CC}$		10	μΑ
V <sub>IL</sub>	Input Low Voltage		-1	V <sub>CC</sub> x 0.3	V
V <sub>IH</sub>	Input High Voltage		V <sub>CC</sub> x 0.7	V <sub>CC</sub> + 1.0	V
V <sub>OL1</sub>	Output Low Voltage (V <sub>CC</sub> = 2.5 V)	I <sub>OL</sub> = 3 mA		0.4	V

# Table 6. CAPACITANCE ( $T_A = 25^{\circ}C$ , f = 1.0 MHz, $V_{CC} = 5$ V)

Symbol	Test	Conditions	Max	Units
C <sub>I/O</sub> (Note 8)	Input/Output Capacitance (SDA)	V <sub>I/O</sub> = 0 V	8	pF
C <sub>IN</sub> (Note 8)	Input Capacitance (A0, A1, A2, A3, SCL, WP)	V <sub>IN</sub> = 0 V	6	pF

#### **Table 7. AC CHARACTERISTICS**

		2.5 V –	5.5 V	
Symbol	Parameter	Min	Max	Units
f <sub>SCL</sub>	Clock Frequency		400	kHz
T <sub>I</sub> (Note 8)	Noise Suppression Time Constant at SCL, SDA Inputs		200	ns
t <sub>AA</sub>	SLC Low to SDA Data Out and ACK Out		1	μs
t <sub>BUF</sub> (Note 8)	Time the bus must be free before a new transmission can start	1.2		μs
t <sub>HD:STA</sub>	Start Condition Hold Time	0.6		μs
t <sub>LOW</sub>	Clock Low Period	1.2		μs
t <sub>HIGH</sub>	Clock High Period	0.6		μs
t <sub>SU:STA</sub>	Start Condition Setup Time (for a Repeated Start Condition)	0.6		μs
t <sub>HD:DAT</sub>	Data in Hold Time	0		ns
t <sub>SU:DAT</sub>	Data in Setup Time	50		ns
t <sub>R</sub> (Note 8)	SDA and SCL Rise Time		0.3	μs
t <sub>F</sub> (Note 8)	SDA and SCL Fall Time		300	ns
t <sub>SU:STO</sub>	Stop Condition Setup Time	0.6		μs
t <sub>DH</sub>	Data Out Hold Time	100	_	ns

#### Table 8. POWER UP TIMING (Notes 8 and 9)

Symbol	Parameter	Max	Units
t <sub>PUR</sub>	Power-up to Read Operation	1	ms
t <sub>PUW</sub>	Power-up to Write Operation	1	ms

#### **Table 9. WIPER TIMING**

Symbol	Parameter	Max	Units
t <sub>WRPO</sub>	Wiper Response Time After Power Supply Stable	10	μs
t <sub>WRL</sub>	Wiper Response Time After Instruction Issued	10	μs

<sup>8.</sup> This parameter is tested initially and after a design or process change that affects the parameter.
9. t<sub>PUR</sub> and t<sub>PUW</sub> are delays required from the time V<sub>CC</sub> is stable until the specified operation can be initiated.




Figure 2. Bus Timing

#### **Serial Bus Protocol**

The following defines the features of the I<sup>2</sup>C compatible interface protocol:

- 1. Data transfer may be initiated only when the bus is not busy.
- During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock is high will be interpreted as a START or STOP condition.

The device controlling the transfer is a master, typically a processor or controller, and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the CAT5270 will be considered a slave device in all applications.

#### **START Condition**

The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of SDA when SCL is HIGH (see Figure 3). The CAT5270 monitors the SDA and SCL lines and will not respond until this condition is met.

#### **STOP Condition**

A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition (see Figure 3). All operations must end with a STOP condition.

#### **Device Addressing**

The bus Master begins a transmission by sending a START condition. The Master then sends the Slave Addres Byte which contains the address of the particular slave device it is requesting. The four most significant bits of the 8-bit slave address are fixed as 0101 for the CAT5270. The next four significant bits (A3, A2, A1, A0) are the device address bits and define which device the Master is accessing (see Figure 5). Up to sixteen devices may be individually addressed by the system. Typically, +5 V (V<sub>CC</sub>) and ground are hard-wired to these pins to establish the device's address.

After the Master sends a START condition and the slave address byte, the CAT5270 monitors the bus and responds with an acknowledge (on the SDA line) when its address matches the transmitted slave address.

#### Slave Address Byte

The most significant four bits of the slave address are a device type identifier. These bits for the CAT5270 are fixed at 0101[B] (refer to Figure 5).

The next four bits, A3 - A0, are the internal slave address and must match the physical device address which is defined by the state of the A3 - A0 input pins for the CAT5270 to successfully continue the command sequence. Only the device which slave address matches the incoming device address sent by the master executes the instruction. The A3 - A0 inputs can be actively driven by CMOS input signals or tied to  $V_{CC}$  or  $V_{SS}$ .

#### Acknowledge

After a successful data transfer, each receiving device is required to generate an acknowledge. The Acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data (see Figure 4).

The CAT5270 responds with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each 8-bit byte.

When the CAT5270 is in a READ mode it transmits 8 bits of data, releases the SDA line, and monitors the line for an acknowledge. Once it receives this acknowledge, the CAT5270 will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition.

If the device has been selected with an IN/DEC operation it will no longer responds with acknoleadge as the received data it is not in a byte format.




Figure 3. Start/Stop Condition




Figure 4. Acknowledge Condition




Figure 5. Identification Format for Slave Address Byte

#### **Instruction and Register Description**

### **Instruction Byte**

The next byte sent to the CAT5270 contains the instruction and register pointer information. The four most significant bits used provide the instruction opcode I3 – I0.

#### Instructions

Instructions are three bytes in length. These instructions are:

- Read Wiper Control Register read the current wiper position of the selected potentiometer in the WCR
- Write Wiper Control Register change current wiper position in the WCR of the selected potentiometer
- Increment/Decrement Wiper Control Register change step by step the current wiper position in the WCR of the selected potentiometer

The basic sequence of the three byte instructions is illustrated in Figure 8.

#### **Write Operation**

In the Write mode, the Master device sends the START condition and the slave address information to the Slave device. After the Slave generates an acknowledge, the Master sends the instruction byte that defines the requested operation of CAT5270. The instruction byte consists of a seven-bit opcode followed by pot/register selection bit. After receiving another acknowledge from the Slave, the Master device transmits the data to be written into the selected register. The CAT5270 acknowledges once more and the Master generates the STOP condition.

#### **Increment/Decrement Command**

The last command is Increment/Decrement (Figures 9 and 10). The Increment/Decrement command is different from the other commands. Once the instruction is issued and the CAT5270 has responded with an acknowledge, the master can clock the selected wiper up and/or down in one segment steps; thereby providing a fine tuning capability to the host. For each SCL clock pulse ( $t_{HIGH}$ ) while SDA is HIGH, the selected wiper will move one resistor segment towards the  $R_{\rm H}$  terminal. Similarly, for each SCL clock pulse while SDA is LOW, the selected wiper will move one resistor segment towards the  $R_{\rm L}$  terminal.

See Instructions format for more details.

#### **Wiper Control Register (WCR)**

The CAT5270 contains two 8-bit Wiper Control Registers, one for each potentiometer. The Wiper Control Register output is decoded to select one of 256 switches along its resistor array. The contents of the WCR can be altered in two ways: it may be written by the host via Write Wiper Control Register instruction; or it can be modified one step at a time by the Increment/decrement instruction (see Instruction section for more details).

P	WCR
0	Set R0 wiper position
1	Set R1 wiper position

The Wiper Control Register is a volatile register that loses its contents when the CAT5270 is powered-down. Upon power-up, the wiper is set to midspan and may be repositioned anytime after the power has become stable.





Figure 6. Instruction Byte Format

**Table 10. INSTRUCTION SET** 

			Ins	struction	on Set	(Note	10)		
Instruction	13	l2	l1	10	F2	F1	F0	WCR/P	Operation
Read Wiper Control Register	1	0	0	1	0	0	0	1/0	Read the contents of the Wiper Control Register pointed to by P
Write Wiper Control Register	1	0	1	0	0	0	0	1/0	Write new value to the Wiper Control Register pointed to by P
Increment/Decrement Wiper Control Register	0	0	1	0	0	0	0	1/0	Enable Increment/decrement of the Control Latch pointed to by P

10.1/0 = data is one or zero






Figure 8. Read Instruction Sequence





Figure 9. Increment/Decrement Instruction Sequence



#### **Instruction Format**

#### **Read Wiper Control Register (WCR)**

S T A		DE	VICE	ADDI	RESS	ES		A C K	INSTRUCTION					A DATA C									A C K	S T O			
R	0	1 0	1	АЗ	A2	A1	A0		1	0	0	1	0	0	0	Р		7	6	5	4	3	2	1	0		P

#### Write Wiper Control Register (WCR)

S	DEVICE ADDRESSES A					INSTRUCTION						A C	DATA						CO	S								
R T	0	1	0	1	A3	A2	A1	A0	K	1	0	1	0	0	0	0	Р	K	7	6	5	4	3	2	1	0	K	P

#### Increment (I)/Decrement (D) Wiper Control Register (WCR)

S	DEVICE ADDRESSES					A C			IN	ISTRI	JCTIC	ON			A C			DATA	١		S			
A R T	0	1	0	1	АЗ	A2	A1	A0	Κ	0	0	1	0	0	0	0	Р	K	I / D	<b>-</b> \ D	: •	       	I / D	O P

#### **ORDERING INFORMATION**

Part Number	Resistance	Lead Finish	Package	Shipping <sup>†</sup>			
CAT5270YI-50-GT2	50 kΩ	NiPdAu	TSSOP-14	2000 / Tape & Reel			
CAT5270YI-00-GT2	100 kΩ		(Pb-Free)	2000 / Tape & neet			


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

 <sup>11.</sup> For detailed information and a breakdown of device nomenclature and numbering systems, please see the ON Semiconductor Device Nomenclature document, TND310/D, available at <a href="https://www.onsemi.com">www.onsemi.com</a>.
 12. All packages are RoHS-compliant (Pb-Free, Halogen-Free).


#### PACKAGE DIMENSIONS


#### TSSOP14, 4.4x5

CASE 948AM-01 ISSUE O



SYMBOL	MIN	NOM	MAX					
Α			1.10					
A1	0.05		0.15					
A2	0.85		0.95					
b	0.19		0.30					
С	0.13		0.20					
D	4.90		5.10					
E	6.30		6.50					
E1	4.30		4.50					
е	0.65 BSC							
L	1.00 REF							
L1	0.45		0.75					
θ	0°		8°					





#### Notes:

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MO-153.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303-675-2175 or 800-344-3860 Toll Free USA/Canad Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative